blob: 57f11c822f930a271193b695b1a2029c1a0d6789 [file] [log] [blame]
Serban Constantinescue6622be2014-02-27 15:36:47 +00001/*
2 * Copyright (C) 2014 The Android Open Source Project
3 *
4 * Licensed under the Apache License, Version 2.0 (the "License");
5 * you may not use this file except in compliance with the License.
6 * You may obtain a copy of the License at
7 *
8 * http://www.apache.org/licenses/LICENSE-2.0
9 *
10 * Unless required by applicable law or agreed to in writing, software
11 * distributed under the License is distributed on an "AS IS" BASIS,
12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 * See the License for the specific language governing permissions and
14 * limitations under the License.
15 */
16
17#ifndef ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_
18#define ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_
19
20#include "disassembler.h"
21
Andreas Gampe277ccbd2014-11-03 21:36:10 -080022#pragma GCC diagnostic push
23#pragma GCC diagnostic ignored "-Wshadow"
Serban Constantinescue6622be2014-02-27 15:36:47 +000024#include "a64/decoder-a64.h"
25#include "a64/disasm-a64.h"
Andreas Gampe277ccbd2014-11-03 21:36:10 -080026#pragma GCC diagnostic pop
Serban Constantinescue6622be2014-02-27 15:36:47 +000027
28namespace art {
29namespace arm64 {
30
Alexandre Ramesa37d9252014-10-27 11:28:14 +000031class CustomDisassembler FINAL : public vixl::Disassembler {
32 public:
33 explicit CustomDisassembler(bool read_literals) :
34 vixl::Disassembler(), read_literals_(read_literals) {}
35
36 // Use register aliases in the disassembly.
Zheng Xua34e7602015-02-03 12:03:15 +080037 void AppendRegisterNameToOutput(const vixl::Instruction* instr,
38 const vixl::CPURegister& reg) OVERRIDE;
Alexandre Ramesa37d9252014-10-27 11:28:14 +000039
40 // Improve the disassembly of literal load instructions.
Zheng Xua34e7602015-02-03 12:03:15 +080041 void VisitLoadLiteral(const vixl::Instruction* instr) OVERRIDE;
42
43 // Improve the disassembly of thread offset.
44 void VisitLoadStoreUnsignedOffset(const vixl::Instruction* instr) OVERRIDE;
Alexandre Ramesa37d9252014-10-27 11:28:14 +000045
46 private:
47 // Indicate if the disassembler should read data loaded from literal pools.
48 // This should only be enabled if reading the target of literal loads is safe.
49 // Here are possible outputs when the option is on or off:
50 // read_literals_ | disassembly
51 // true | 0x72681558: 1c000acb ldr s11, pc+344 (addr 0x726816b0)
52 // false | 0x72681558: 1c000acb ldr s11, pc+344 (addr 0x726816b0) (3.40282e+38)
53 const bool read_literals_;
54};
55
Ian Rogers38e12032014-03-14 14:06:14 -070056class DisassemblerArm64 FINAL : public Disassembler {
Serban Constantinescue6622be2014-02-27 15:36:47 +000057 public:
Alexandre Ramesa37d9252014-10-27 11:28:14 +000058 // TODO: Update this code once VIXL provides the ability to map code addresses
59 // to disassemble as a different address (the way FormatInstructionPointer()
60 // does).
61 explicit DisassemblerArm64(DisassemblerOptions* options) :
62 Disassembler(options), disasm(options->can_read_literals_) {
Serban Constantinescue6622be2014-02-27 15:36:47 +000063 decoder.AppendVisitor(&disasm);
64 }
65
Ian Rogers38e12032014-03-14 14:06:14 -070066 size_t Dump(std::ostream& os, const uint8_t* begin) OVERRIDE;
67 void Dump(std::ostream& os, const uint8_t* begin, const uint8_t* end) OVERRIDE;
Serban Constantinescue6622be2014-02-27 15:36:47 +000068
69 private:
70 vixl::Decoder decoder;
Alexandre Ramesa37d9252014-10-27 11:28:14 +000071 CustomDisassembler disasm;
Serban Constantinescue6622be2014-02-27 15:36:47 +000072
73 DISALLOW_COPY_AND_ASSIGN(DisassemblerArm64);
74};
75
76} // namespace arm64
77} // namespace art
78
79#endif // ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_