blob: 5392e80925ab645163688c618dc58b035f5a80e3 [file] [log] [blame]
oliviermartincd872e42011-07-01 11:09:00 +00001//
2// Copyright (c) 2011, ARM Limited. All rights reserved.
3//
4// This program and the accompanying materials
5// are licensed and made available under the terms and conditions of the BSD License
6// which accompanies this distribution. The full text of the license may be found at
7// http://opensource.org/licenses/bsd-license.php
8//
9// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
10// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
11//
12//
13
14#include <AsmMacroIoLib.h>
15#include <Base.h>
16#include <Library/PcdLib.h>
17#include <AutoGen.h>
18
19 INCLUDE AsmMacroIoLib.inc
20
21 IMPORT CEntryPoint
oliviermartin0787bc62011-09-22 23:01:13 +000022 IMPORT ArmReadMpidr
oliviermartin886f97c2011-09-27 16:42:47 +000023 IMPORT ArmIsMpCore
oliviermartincd872e42011-07-01 11:09:00 +000024 EXPORT _ModuleEntryPoint
25
26 PRESERVE8
27 AREA PrePiCoreEntryPoint, CODE, READONLY
28
29StartupAddr DCD CEntryPoint
30
31_ModuleEntryPoint
oliviermartin0787bc62011-09-22 23:01:13 +000032 // Get ID of this CPU in Multicore system
33 bl ArmReadMpidr
34 LoadConstantToReg (FixedPcdGet32(PcdArmPrimaryCoreMask), r1)
35 and r5, r0, r1
oliviermartincd872e42011-07-01 11:09:00 +000036
oliviermartind2690952011-07-06 16:27:21 +000037_SetSVCMode
oliviermartin99565b82011-11-01 23:41:52 +000038 // Enter SVC mode, Disable FIQ and IRQ
oliviermartind2690952011-07-06 16:27:21 +000039 mov r1, #0x13|0x80|0x40
40 msr CPSR_c, r1
41
oliviermartin2dbcb8f2011-09-22 23:05:20 +000042// Check if we can install the stack at the top of the System Memory or if we need
oliviermartind2690952011-07-06 16:27:21 +000043// to install the stacks at the bottom of the Firmware Device (case the FD is located
44// at the top of the DRAM)
45_SetupStackPosition
oliviermartincd872e42011-07-01 11:09:00 +000046 // Compute Top of System Memory
47 LoadConstantToReg (FixedPcdGet32(PcdSystemMemoryBase), r1)
48 LoadConstantToReg (FixedPcdGet32(PcdSystemMemorySize), r2)
49 add r1, r1, r2 // r1 = SystemMemoryTop = PcdSystemMemoryBase + PcdSystemMemorySize
oliviermartincd872e42011-07-01 11:09:00 +000050
oliviermartind2690952011-07-06 16:27:21 +000051 // Calculate Top of the Firmware Device
oliviermartinf92b93c2011-09-22 23:06:31 +000052 LoadConstantToReg (FixedPcdGet32(PcdFdBaseAddress), r2)
53 LoadConstantToReg (FixedPcdGet32(PcdFdSize), r3)
54 add r3, r3, r2 // r4 = FdTop = PcdFdBaseAddress + PcdFdSize
oliviermartind2690952011-07-06 16:27:21 +000055
56 // UEFI Memory Size (stacks are allocated in this region)
57 LoadConstantToReg (FixedPcdGet32(PcdSystemMemoryUefiRegionSize), r4)
58
59 //
60 // Reserve the memory for the UEFI region (contain stacks on its top)
61 //
62
63 // Calculate how much space there is between the top of the Firmware and the Top of the System Memory
oliviermartin2dbcb8f2011-09-22 23:05:20 +000064 subs r0, r1, r3 // r0 = SystemMemoryTop - FdTop
65 bmi _SetupStack // Jump if negative (FdTop > SystemMemoryTop). Case when the PrePi is in XIP memory outside of the DRAM
66 cmp r0, r4
oliviermartind2690952011-07-06 16:27:21 +000067 bge _SetupStack
68
69 // Case the top of stacks is the FdBaseAddress
70 mov r1, r2
oliviermartincd872e42011-07-01 11:09:00 +000071
72_SetupStack
oliviermartin2dbcb8f2011-09-22 23:05:20 +000073 // r1 contains the top of the stack (and the UEFI Memory)
oliviermartincd872e42011-07-01 11:09:00 +000074
oliviermartind2690952011-07-06 16:27:21 +000075 // Calculate the Base of the UEFI Memory
oliviermartin2dbcb8f2011-09-22 23:05:20 +000076 sub r6, r1, r4
oliviermartind2690952011-07-06 16:27:21 +000077
oliviermartin2dbcb8f2011-09-22 23:05:20 +000078_GetStackBase
79 // Compute Base of Normal stacks for CPU Cores
80 // Is it MpCore system
oliviermartin886f97c2011-09-27 16:42:47 +000081 bl ArmIsMpCore
oliviermartincd872e42011-07-01 11:09:00 +000082 cmp r0, #0
oliviermartin2dbcb8f2011-09-22 23:05:20 +000083 // Case it is not an MP Core system. Just setup the primary core
84 beq _SetupUnicoreStack
85
86_GetStackBaseMpCore
87 // Stack for the primary core = PrimaryCoreStack
88 LoadConstantToReg (FixedPcdGet32(PcdCPUCorePrimaryStackSize), r2)
89 sub r7, r1, r2
90 // Stack for the secondary core = Number of Cluster * (4 Core per cluster) * SecondaryStackSize
91 LoadConstantToReg (FixedPcdGet32(PcdClusterCount), r2)
92 lsl r2, r2, #2
93 LoadConstantToReg (FixedPcdGet32(PcdCPUCoreSecondaryStackSize), r3)
94 mul r2, r2, r3
95 sub r7, r7, r2
96
97 // The top of the Mpcore Stacks is in r1
98 // The base of the MpCore Stacks is in r7
99
100 // Is it the Primary Core ?
101 LoadConstantToReg (FixedPcdGet32(PcdArmPrimaryCore), r4)
oliviermartin99565b82011-11-01 23:41:52 +0000102 cmp r5, r4
oliviermartin2dbcb8f2011-09-22 23:05:20 +0000103 beq _SetupPrimaryCoreStack
104
105_SetupSecondaryCoreStack
106 // Base of the stack for the secondary cores is in r7
107
108 // Get the position of the cores (ClusterId * 4) + CoreId
109 GetCorePositionInStack(r0, r5, r4)
110 // The stack starts at the top of the stack region. Add '1' to the Core Position to get the top of the stack
111 add r0, r0, #1
112 // Get the offset for the Secondary Stack
113 mul r0, r0, r3
114 add sp, r7, r0
115
oliviermartincd872e42011-07-01 11:09:00 +0000116 bne _PrepareArguments
117
oliviermartin2dbcb8f2011-09-22 23:05:20 +0000118_SetupPrimaryCoreStack
119 // The top of the Mpcore Stacks is in r1
120 LoadConstantToReg (FixedPcdGet32(PcdPeiGlobalVariableSize), r2)
121
122 // The reserved space for global variable must be 8-bytes aligned for pushing
123 // 64-bit variable on the stack
124 SetPrimaryStack (r1, r2, r3)
125
126_SetGlobals
127 // Set all the PrePi global variables to 0
128 mov r3, sp
129 mov r2, #0x0
130_InitGlobals
oliviermartin2dbcb8f2011-09-22 23:05:20 +0000131 cmp r3, r1
oliviermartin5f5b9072011-11-09 11:52:37 +0000132 beq _PrepareArguments
133 str r2, [r3], #4
134 b _InitGlobals
oliviermartincd872e42011-07-01 11:09:00 +0000135
136_PrepareArguments
oliviermartinc524ffb2011-09-22 23:07:55 +0000137 mov r0, r5
138 mov r1, r6
139 mov r2, r7
140 mov r3, sp
141
oliviermartincd872e42011-07-01 11:09:00 +0000142 // Move sec startup address into a data register
143 // Ensure we're jumping to FV version of the code (not boot remapped alias)
oliviermartinc524ffb2011-09-22 23:07:55 +0000144 ldr r4, StartupAddr
oliviermartincd872e42011-07-01 11:09:00 +0000145
oliviermartind2690952011-07-06 16:27:21 +0000146 // Jump to PrePiCore C code
oliviermartin0787bc62011-09-22 23:01:13 +0000147 // r0 = MpId
oliviermartincd872e42011-07-01 11:09:00 +0000148 // r1 = UefiMemoryBase
oliviermartinc524ffb2011-09-22 23:07:55 +0000149 // r2 = StacksBase
150 // r3 = GlobalVariableBase
151 blx r4
oliviermartincd872e42011-07-01 11:09:00 +0000152
oliviermartin2dbcb8f2011-09-22 23:05:20 +0000153_NeverReturn
154 b _NeverReturn
155
156_SetupUnicoreStack
157 // The top of the Unicore Stack is in r1
158 LoadConstantToReg (FixedPcdGet32(PcdPeiGlobalVariableSize), r2)
159 LoadConstantToReg (FixedPcdGet32(PcdCPUCorePrimaryStackSize), r3)
160
161 // Calculate the bottom of the primary stack (StackBase)
162 sub r7, r1, r3
163
164 // The reserved space for global variable must be 8-bytes aligned for pushing
165 // 64-bit variable on the stack
166 SetPrimaryStack (r1, r2, r3)
167
168 b _SetGlobals
169
oliviermartincd872e42011-07-01 11:09:00 +0000170 END