Gitiles
Code Review
Sign In
review.shift-gmbh.com
/
SHIFTPHONES
/
mainline
/
linux
/
ebc0fd882b000b119e0684815db8c2245e61162f
/
drivers
/
gpu
/
drm
/
i915
/
i915_reg.h
ebc0fd8
drm/i915: group ADPA #defines together
by Daniel Vetter
· 12 years ago
4b4147c
drm/i915: fix up PCH backlight #define mixup
by Daniel Vetter
· 12 years ago
12f5581
drm/i915: Add comments to explain the BSD tail write workaround
by Chris Wilson
· 13 years ago
6a4ea124
drm/i915/context: Add missing IVB context sizes
by Ben Widawsky
· 12 years ago
4f91dd6
drm/i915/context/: s/CTX/CXT
by Ben Widawsky
· 12 years ago
4acf518
drm/i915: program FDI_RX TP and FDI delays
by Eugeni Dodonov
· 13 years ago
c2c7513
drm/i915: adjust framebuffer base address on gen4+
by Daniel Vetter
· 13 years ago
e506a0c
drm/i915: introduce crtc->dspaddr_offset
by Daniel Vetter
· 13 years ago
4c3c115
drm/i915: fix PIPE_DDI_PORT_MASK
by Paulo Zanoni
· 13 years ago
1544d9d
drm/i915: enable RC6 workaround on Haswell
by Eugeni Dodonov
· 13 years ago
5a7dc92
drm/i915: add RPS configuration for Haswell
by Eugeni Dodonov
· 13 years ago
e7911c4
drm/i915: support Haswell force waking
by Eugeni Dodonov
· 13 years ago
c4de7b0
drm/i915: Implement w/a for sporadic read failures on waking from rc6
by Chris Wilson
· 13 years ago
e486fad
drm/i915: fix PIPE_WM_LINETIME definition
by Paulo Zanoni
· 13 years ago
7b0cfee
Merge tag 'v3.5-rc4' into drm-intel-next-queued
by Daniel Vetter
· 13 years ago
7983117
drm/i915: enable display messages to GT on ValleyView
by Jesse Barnes
· 13 years ago
4a87d65
drm/i915: add HDMI and DP port enumeration on ValleyView
by Jesse Barnes
· 13 years ago
9836437
drm/i915: Enable DP panel power sequencing for ValleyView
by Shobhit Kumar
· 13 years ago
a0c4da24
drm/i915: ValleyView mode setting limits and PLL functions
by Jesse Barnes
· 13 years ago
e3f33d4
drm/i915: add L3 bank clock gating disable on VLV
by Jesse Barnes
· 13 years ago
6edaa7f
drm/i915: add TDL unit clock gating disable for VLV
by Jesse Barnes
· 13 years ago
0f846f8
drm/i915: disable RCBP and VDS unit clock gating on SNB and VLV
by Jesse Barnes
· 13 years ago
cc0f639
drm/i915: PIPE_CONTROL_TLB_INVALIDATE
by Ben Widawsky
· 13 years ago
e37ec39
drm/i915: Ivybridge MI_ARB_ON_OFF context w/a
by Ben Widawsky
· 13 years ago
fe1cc68
drm/i915: CXT_SIZE register offsets added
by Ben Widawsky
· 13 years ago
7cf4160
drm/i915: clear up backlight #define confusion on gen4+
by Daniel Vetter
· 13 years ago
534b5a5
drm/i915: pnv has a backlight polarity control bit, too
by Daniel Vetter
· 13 years ago
23e81d6
drm/i915: pch_irq_handler -> {ibx, cpt}_irq_handler
by Adam Jackson
· 13 years ago
cb05d8d
drm/i915: fix up ivb plane 3 pageflips
by Daniel Vetter
· 13 years ago
b9524a1
drm/i915: remap l3 on hw init
by Ben Widawsky
· 13 years ago
e368919
drm/i915: Dynamic Parity Detection handling
by Ben Widawsky
· 13 years ago
0dd87d2
drm/i915: explicitly disable the DIPs we're not using
by Paulo Zanoni
· 13 years ago
084b612
drm/i915: SDVO hotplug have different interrupt status bits for i915/i965/g4x
by Chris Wilson
· 13 years ago
10f76a3
drm/i915: Inspect the right status bits for DP/HDMI hotplug on gen4
by Chris Wilson
· 13 years ago
2da8af5
drm/i915: implement hsw_write_infoframe
by Paulo Zanoni
· 13 years ago
8c5f5f7
drm/i915: add new Haswell DIP controls registers
by Eugeni Dodonov
· 13 years ago
4e89ee1
drm/i915: set the DIP port on ibx_write_infoframe
by Paulo Zanoni
· 13 years ago
60c5ea2
drm/i915: mask the video DIP frequency when changing it
by Paulo Zanoni
· 13 years ago
3e6e639
drm/i915: mask the video DIP port select
by Paulo Zanoni
· 13 years ago
837ba00
drm/i915: DSL_LINEMASK is 12 bits only on gen2
by Paulo Zanoni
· 13 years ago
b615b57
drm/i915: Support pageflipping interrupts for all 3-pipes on IVB
by Chris Wilson
· 13 years ago
5ccce18
drm/i915: also reset the media engine on gen4/5
by Daniel Vetter
· 13 years ago
5074329
drm/i915: use the new masked bit macro some more
by Daniel Vetter
· 13 years ago
6b26c86
drm/i915: create macros to handle masked bits
by Daniel Vetter
· 13 years ago
ee7b9f9
drm/i915: manage PCH PLLs separately from pipes
by Jesse Barnes
· 13 years ago
a1e969e
drm/i915: [GEN7] Use HW scheduler for fixed function shaders
by Ben Widawsky
· 13 years ago
65f5687
drm/i915: Replace open coded MI_BATCH_GTT
by Chris Wilson
· 13 years ago
446f254
drm/i915: Mask reserved bits in display/sprite address registers
by Armin Reese
· 13 years ago
ef4d084
drm/i915: add WRPLL divider programming bits
by Eugeni Dodonov
· 13 years ago
dc04a61
drm/i915: add definition of LPT FDI port width registers
by Eugeni Dodonov
· 13 years ago
009be66
drm/i915: set stc evict disable lra evict w/a
by Daniel Vetter
· 13 years ago
bf97b27
drm/i915: implement w/a for incorrect guarband clipping
by Daniel Vetter
· 13 years ago
48ecfa1
drm/i915: properly set ppgtt cacheability on snb
by Daniel Vetter
· 13 years ago
be901a5
drm/i915: set w/a bit for snb pagefaults
by Daniel Vetter
· 13 years ago
de4a8bd
drm/i915: implement a media hang w/a
by Daniel Vetter
· 13 years ago
7678789
Merge tag 'v3.4-rc3' into drm-intel-next-queued
by Daniel Vetter
· 13 years ago
cce66a2
drm/i915: add rc6 residency times to debugfs
by Ben Widawsky
· 13 years ago
effbc4f
Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-intel into drm-core-next
by Dave Airlie
· 13 years ago
80e829f
drm/i915: implement ColorBlt w/a
by Daniel Vetter
· 13 years ago
9d2f41f
drm/i915: dump the DMA fetch addr register on pre-gen6
by Daniel Vetter
· 13 years ago
e2a1e2f
drm/i915: ring irq cleanups
by Ben Widawsky
· 13 years ago
96d6e35
drm/i915: add SFUSE_STRAP registers for digital port detection
by Eugeni Dodonov
· 13 years ago
69e94b7
drm/i915: add WM_LINETIME registers
by Eugeni Dodonov
· 13 years ago
4dffc40
drm/i915: add WRPLL clocks
by Eugeni Dodonov
· 13 years ago
90e8d31
drm/i915: add LCPLL control registers
by Eugeni Dodonov
· 13 years ago
ccf1c86
drm/i915: add SSC offsets for SBI access
by Eugeni Dodonov
· 13 years ago
fec9181
drm/i915: add port clock selection support for HSW
by Eugeni Dodonov
· 13 years ago
e93ea06
drm/i915: add S PLL control
by Eugeni Dodonov
· 13 years ago
52f025e
drm/i915: add PIXCLK_GATE register
by Eugeni Dodonov
· 13 years ago
7501a4d
drm/i915: add SBI registers
by Eugeni Dodonov
· 13 years ago
bb879a4
drm/i915: add definition of DDI buffer translations regs
by Eugeni Dodonov
· 13 years ago
03f896a
drm/i915: add definitions for DDI_BUF_CTL registers
by Eugeni Dodonov
· 13 years ago
e411b2c
drm/i915: add DP_TP_STATUS registers
by Eugeni Dodonov
· 13 years ago
0e87f66
drm/i915: add DP_TP_CTL registers
by Eugeni Dodonov
· 13 years ago
e7e104c
drm/i915: add DDI registers
by Eugeni Dodonov
· 13 years ago
2b13952
drm/i915: add enumeration for DDI ports
by Eugeni Dodonov
· 13 years ago
9eb3a75
drm/i915: add support for power wells
by Eugeni Dodonov
· 13 years ago
f47166d
drm/i915: Sanitize BIOS debugging bits from PIPECONF
by Chris Wilson
· 13 years ago
7e231dbe
drm/i915: ValleyView IRQ support
by Jesse Barnes
· 13 years ago
c46ce4d
drm/i915: interrupt bit definitions for VLV
by Jesse Barnes
· 13 years ago
575155a
drm/i915: add ValleyView specific force wake get/put functions
by Jesse Barnes
· 13 years ago
90b107c
drm/i915: Enable HDMI on ValleyView
by Shobhit Kumar
· 13 years ago
12a3c05
drm/i915: program drain latency regs on ValleyView
by Gajanan Bhat
· 13 years ago
fb04685
drm/i915: add ValleyView clock gating init
by Jesse Barnes
· 13 years ago
57f350b
drm/i915: add DPIO support
by Jesse Barnes
· 13 years ago
25eb05fc
drm/i915: PLL defines for VLV
by Jesse Barnes
· 13 years ago
ceb0424
drm/i915: ValleyView watermark support
by Jesse Barnes
· 13 years ago
2ed06c9
drm/i915/intel_i2c: gmbus disabled and reserved ports are invalid
by Daniel Kurtz
· 13 years ago
e4fd17a
drm/i915/intel_i2c: assign HDMI port D to pin pair 6
by Daniel Kurtz
· 13 years ago
7eea1dd
drm/i915: re-order GT IIR bit definitions
by Jesse Barnes
· 13 years ago
be53bfd
Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linux
by Linus Torvalds
· 13 years ago
8229c88
drm: Merge tag 'v3.3-rc7' into drm-core-next
by Dave Airlie
· 13 years ago
ab2f9df
drm/i915: fix color order for BGR formats on SNB
by Jesse Barnes
· 13 years ago
7c26e5c
drm/i915: add missing SDVO bits for interlaced modes on ILK
by Paulo Zanoni
· 13 years ago
dd202c6
drm/i915: use gtfifodbg
by Ben Widawsky
· 13 years ago
d71de14
drm/i915: gen7: Disable the RHWO optimization as it can cause GPU hangs.
by Kenneth Graunke
· 13 years ago
db099c8
drm/i915: gen7: work around a system hang on IVB
by Eugeni Dodonov
· 13 years ago
e4e0c05
drm/i915: gen7: Implement an L3 caching workaround.
by Eugeni Dodonov
· 13 years ago
eae66b5
drm/i915: gen7: implement rczunit workaround
by Eugeni Dodonov
· 13 years ago
5f7f726
drm/i915: set interlaced bits for TRANSCONF
by Paulo Zanoni
· 13 years ago
Next »