1. c4fe70a clk: tegra: Add closed loop support for the DFLL by Tuomas Tynkkynen · 10 years ago
  2. d8d7a08 clk: tegra: Add library for the DFLL clock source (open-loop mode) by Tuomas Tynkkynen · 10 years ago