Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / b1554e23ccb6d8e611c5d54ca94bb2dfc54cae72 / drivers / gpu / drm / i915 / i915_reg.h
  1. b1554e2 drm/i915/gen11: Program the scalers correctly for planar formats, v3. by Maarten Lankhorst · 6 years ago
  2. cd956bf drm/i915/perf: add a parameter to control the size of OA buffer by Lionel Landwerlin · 6 years ago
  3. 60230aa drm/i915/icl: Define DSI panel programming registers by Madhav Chauhan · 6 years ago
  4. 372610f drm/i915/icl: Define TRANS_CONF register for DSI by Madhav Chauhan · 6 years ago
  5. 7b56caf drm/i915/icl: Define DSI transcoder timing registers by Madhav Chauhan · 6 years ago
  6. 49edbd4 drm/i915/icl: Define TRANS_DDI_FUNC_CTL DSI registers by Madhav Chauhan · 6 years ago
  7. 5ffce25 drm/i915/icl: Define TRANS_DSI_FUNC_CONF register by Madhav Chauhan · 6 years ago
  8. 292272e drm/i915/icl: Add macros for MMIO of DSI transcoder registers by Madhav Chauhan · 6 years ago
  9. bb1c7ed drm/i915/icl: Fix DDI/TC port clk_off bits by Mahesh Kumar · 6 years ago
  10. 4e53840 drm/i915/icl: Introduce new macros to get combophy registers by Lucas De Marchi · 6 years ago
  11. d72e84c drm/i915/icl: Combine all port/combophy macros at one place by Mahesh Kumar · 6 years ago
  12. ffd7e32 drm/i915/icl: apply Display WA #1178 to fix type C dongles by Lucas De Marchi · 6 years ago
  13. 668b6c1 drm/i915: Add YCBCR 4:2:0/4:4:4 support for LSPCON by Shashank Sharma · 6 years ago
  14. 71ffd49 drm/i915/icl:Add Wa_1606682166 by Anuj Phogat · 6 years ago
  15. 0c7d2ae drm/i915/icl: Add Wa_1406609255 by Radhakrishna Sripada · 6 years ago
  16. fc6ff9d drm/i915/psr: Make MASK_DISP_REG_WRITE reserved in PSR_MASK for ICL by José Roberto de Souza · 6 years ago
  17. b208152 drm/i915: Add plane alpha blending support, v2. by Maarten Lankhorst · 6 years ago
  18. 35c37ad drm/i915/icl: Define TA_TIMING_PARAM registers by Madhav Chauhan · 6 years ago
  19. 33868a9 drm/i915/icl: Define data/clock lanes dphy timing registers by Madhav Chauhan · 6 years ago
  20. 0aaf29b drm/i915: Clean up scaler setup, v2. by Maarten Lankhorst · 6 years ago
  21. 5771caf drm/i915/skl+: Decode memory bandwidth and parameters by Mahesh Kumar · 6 years ago
  22. cbfa59d drm/i915/bxt: Decode memory bandwidth and parameters by Mahesh Kumar · 6 years ago
  23. 146cdf3 drm/i915/icl: Define T_INIT_MASTER registers by Madhav Chauhan · 7 years ago
  24. b212f0a drm/i915/icl: Fix context RPCS programming by Tvrtko Ursulin · 6 years ago
  25. 5df5239 drm/i915/dsc: Fix PPS register definition macros for 2nd VDSC engine by Manasi Navare · 6 years ago
  26. 39d1e234 drm/i915/icl: implement the tc/legacy HPD {dis,}connect flows by Paulo Zanoni · 6 years ago
  27. 53867b4 drm/i915: Rename PLANE_CTL_DECOMPRESSION_ENABLE by Dhinakaran Pandiyan · 6 years ago
  28. 7b19f54 drm/i915/icl: Get DDI clock for ICL for MG PLL and TBT PLL by Manasi Navare · 6 years ago
  29. bcaad53 drm/i915/icl: Implement HSDIV_RATIO of MG_CLKTOP2_HSCLKCTL_PORT reg as separate divider value defines by Manasi Navare · 6 years ago
  30. dce8887 drm/i915: remove confusing GPIO vs PCH_GPIO by Lucas De Marchi · 6 years ago
  31. f5133cc drm/i915: make PCH_GMBUS* definitions private to gvt by Lucas De Marchi · 6 years ago
  32. dc5977d drm/i915: set DP Main Stream Attribute for color range on DDI platforms by Jani Nikula · 6 years ago
  33. 1a260e1 drm/i915/icl: Add missing power gate enums by Imre Deak · 6 years ago
  34. d9fcdc8 drm/i915: Use existing power well IDs where possible by Imre Deak · 6 years ago
  35. 2183b49 drm/i915: Make power well ID names more uniform by Imre Deak · 6 years ago
  36. 4739a9d drm/i915: Remove redundant power well IDs by Imre Deak · 6 years ago
  37. 75e3968 drm/i915/ddi: Use power well CTL IDX instead of ID by Imre Deak · 6 years ago
  38. d13dd05 drm/i915/vlv: Use power well CTL IDX instead of ID by Imre Deak · 6 years ago
  39. 4668f69 drm/i915: Clear all residual RPS events on disabling interrupts by Chris Wilson · 6 years ago
  40. c358514 Revert "drm/i915/icl: WaEnableFloatBlendOptimization" by Mika Kuoppala · 6 years ago
  41. 6f211ed drm/i915/icl: Set TBT IO in Aux transaction by Anusha Srivatsa · 6 years ago
  42. bc334d9 drm/i915/icl: toggle PHY clock gating around link training by Paulo Zanoni · 6 years ago
  43. 340a44b drm/i915/icl: program MG_DP_MODE by Paulo Zanoni · 6 years ago
  44. db7295c drm/i915/icl: Update FIA supported lane count for hpd. by Animesh Manna · 6 years ago
  45. b9fcdda drm/i915/icl: implement icl_digital_port_connected() by Paulo Zanoni · 6 years ago
  46. a38bb30 drm/i915/icl: Add remaining registers and bitfields for MG PHY DDI by Manasi Navare · 7 years ago
  47. 6f15a7d drm/i915/dsc: Add missing _MMIO() from PPS registers by Anusha Srivatsa · 7 years ago
  48. c7d2959 i915/dp/dsc: Add Rate Control Range Parameter Registers by Anusha Srivatsa · 7 years ago
  49. dbda511 i915/dp/dsc: Add Rate Control Buffer Threshold Registers by Anusha Srivatsa · 7 years ago
  50. 2efbb2f i915/dp/dsc: Add DSC PPS register definitions by Anusha Srivatsa · 7 years ago
  51. 7af2be6 drm/i915/icl: Add VIDEO_DIP registers by Anusha Srivatsa · 7 years ago
  52. d5dc0f4 drm/i915/gmbus: Enable burst read by Ramalingam C · 7 years ago
  53. 73675cf drm/i915/gmbus: Increase the Bytes per Rd/Wr Op by Ramalingam C · 7 years ago
  54. 185441e drm/i915: use the ICL stolen memory by Paulo Zanoni · 7 years ago
  55. d61d1b3 drm/i915/icl: Define AUX lane registers for Port A/B by Madhav Chauhan · 7 years ago
  56. 166869b drm/i915/icl: Define PORT_CL_DW_10 register by Madhav Chauhan · 7 years ago
  57. 21652f3 drm/i915/icl: Define DSI mode ctl register by Madhav Chauhan · 7 years ago
  58. fcfe0bd drm/i915/icl: Program DSI Escape clock Divider by Madhav Chauhan · 7 years ago
  59. 27efd25 drm/i915/icl: Define register for DSI PLL by Madhav Chauhan · 7 years ago
  60. 78c357d drm/i915: Fix pre-ILK error interrupt ack by Ville Syrjälä · 7 years ago
  61. 00b0629 drm/i915/psr: Add psr1 live status by Vathsala Nagaraju · 7 years ago
  62. e67005e drm/i915: abstract and document register picking macros by Jani Nikula · 7 years ago
  63. 3160422 drm/i915/icp: Add Interrupt Support by Anusha Srivatsa · 7 years ago
  64. 67ca07e drm/i915/icl: Add power well support by Imre Deak · 7 years ago
  65. 00c8f19 drm/i915/psr: Enable CRC check in the static frame on the sink side by José Roberto de Souza · 7 years ago
  66. e16a375 drm/i915: Enable hw workaround to bypass alpha by Vandita Kulkarni · 7 years ago
  67. bd99ce0 drm/i915/icl: Do read-modify-write as needed during MG PLL programming by Imre Deak · 7 years ago
  68. b796b97 drm/i915/icl: Handle hotplug interrupts for DP over TBT by Dhinakaran Pandiyan · 7 years ago
  69. 121e758 drm/i915/icl: Support for TC North Display interrupts by Dhinakaran Pandiyan · 7 years ago
  70. df0d28c drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISC by Dhinakaran Pandiyan · 7 years ago
  71. 9e8789e drm/i915/i915_reg.h: fix the checkpatch MACRO_ARG_PRECEDENCE issues by Paulo Zanoni · 7 years ago
  72. af7187b drm/i915/i915_reg.h: fix the checkpatch SPACE_BEFORE_TAB issues by Paulo Zanoni · 7 years ago
  73. 5ee8ee8 drm/i915/i915_reg.h: fix the checkpatch SPACING issues by Paulo Zanoni · 7 years ago
  74. 5ee4a7a drm/i915/execlists: Pull the w/a LRI emission into a helper by Chris Wilson · 7 years ago
  75. b77422f drm/i915: Enable provoking vertex fix on Gen9 systems. by Kenneth Graunke · 7 years ago
  76. 2edd532 drm/i915/dp: Add support for HBR3 and TPS4 during link training by Manasi Navare · 7 years ago
  77. 1fa11ee drm/i915/icl: start adding the TBT pll by Paulo Zanoni · 7 years ago
  78. bb187e9 drm/i915/icl: DP_AUX_E is valid on ICL+ by James Ausmus · 7 years ago
  79. af1f1b8 drm/i915/icl: fix gmbus gpio pin mapping by Mahesh Kumar · 7 years ago
  80. 39e7823 drm/i915: Add WaKBLVECSSemaphoreWaitPoll by Mika Kuoppala · 7 years ago
  81. 51c83cf drm/i915/icl: Get DDI clock for ICL based on PLLs. by Manasi Navare · 7 years ago
  82. a2bc69a drm/i915/icl: Add register definition for DFLEXDPMLE by Manasi Navare · 7 years ago
  83. 0a59952 drm/i915: Configure SKL+ scaler initial phase correctly by Ville Syrjälä · 7 years ago
  84. b99b9ec drm/i915: Clean up cursor defines by Ville Syrjälä · 7 years ago
  85. eade6c8 drm/i915: Have plane->get_hw_state() return the current pipe by Ville Syrjälä · 7 years ago
  86. 4ece66b drm/i915/icl: Wa_1406463099 by Oscar Mateo · 7 years ago
  87. 0bf059f drm/i915/icl: WaEnableFloatBlendOptimization by Oscar Mateo · 7 years ago
  88. b1f8882 drm/i915/icl: Wa_2006665173 by Oscar Mateo · 7 years ago
  89. f63c7b4 drm/i915/icl: WaEnableStateCacheRedirectToCS by Oscar Mateo · 7 years ago
  90. 3c7ab27 drm/i915/icl: WaDisableImprovedTdlClkGating by Oscar Mateo · 7 years ago
  91. 77312ae drm/i915/psr: vbt change for psr by Vathsala Nagaraju · 7 years ago
  92. fe864b7 drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReads by Yunwei Zhang · 7 years ago
  93. 59b74c4 drm/i915: Clean up DP pipe select bits by Ville Syrjälä · 7 years ago
  94. f67dc6d drm/i915: Parametrize TRANS_DP_PORT_SEL by Ville Syrjälä · 7 years ago
  95. b45a258 drm/i915: Clean up DVO pipe select bits by Ville Syrjälä · 7 years ago
  96. 4add0f6 drm/i915: Clean up TV pipe select bits by Ville Syrjälä · 7 years ago
  97. 7620346 drm/i915: Clean up SDVO pipe select bits by Ville Syrjälä · 7 years ago
  98. a44628b drm/i915: Clean up LVDS pipe select bits by Ville Syrjälä · 7 years ago
  99. 6102a8e drm/i915: Clean up ADPA pipe select bits by Ville Syrjälä · 7 years ago
  100. 0c79f9c drm/i915/gen9: Add WaClearHIZ_WM_CHICKEN3 for bxt and glk by Michel Thierry · 7 years ago