Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / a254a9da455c171441ab3a76ed8f5d1e9412e15f / drivers / clk / sunxi-ng / ccu-sun8i-h3.c
  1. 7ec03b5 clk: sunxi-ng: Convert early providers to platform drivers by Samuel Holland · 3 years, 2 months ago
  2. 9bec2b9 clk: sunxi-ng: Unregister clocks/resets when unbinding by Samuel Holland · 3 years, 5 months ago
  3. 48f68de clk: sunxi-ng: Make sure divider tables have sentinel by Jernej Skrabec · 4 years, 1 month ago
  4. 916f562 Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux by Linus Torvalds · 5 years ago
  5. b28e3eb clk: sunxi-ng: h3: Use local parent references for CLK_FIXED_FACTOR by Chen-Yu Tsai · 6 years ago
  6. 9c92ab6 treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282 by Thomas Gleixner · 6 years ago
  7. 62e59c4 clk: Remove io.h from clk-provider.h by Stephen Boyd · 6 years ago
  8. 64f2843 clk: sunxi-ng: h3: Allow parent change for ve clock by Jernej Skrabec · 6 years ago
  9. 7bb7d29 clk: sunxi-ng: h3/h5: Fix CSI_MCLK parent by Chen-Yu Tsai · 6 years ago
  10. 02d7901 clk: sunxi-ng: h3/h5: Add max. rate constraint to pll-video by Jernej Skrabec · 6 years ago
  11. b1a1ad4 clk: sunxi-ng: h3: h5: Allow some clocks to set parent rate by Jernej Skrabec · 7 years ago
  12. 4fd8ae9 clk: sunxi-ng: h3: h5: Add minimal rate for video PLL by Jernej Skrabec · 7 years ago
  13. a5e3e2b clk: sunxi-ng: sun8i: h3: Use sigma-delta modulation for audio PLL by Chen-Yu Tsai · 7 years ago
  14. 70641cc clk: sunxi-ng: add CLK_SET_RATE_PARENT flag to H3 GPU clock by Icenowy Zheng · 7 years ago
  15. 62d212b clk: sunxi-ng: add CLK_SET_RATE_UNGATE to all H3 PLLs by Icenowy Zheng · 7 years ago
  16. 1fea70b Merge tag 'sunxi-clk-for-4.14-2' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into clk-next by Stephen Boyd · 7 years ago
  17. 913c3d8 clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3 by Icenowy Zheng · 7 years ago
  18. 48d5eb6 clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate change by Chen-Yu Tsai · 7 years ago
  19. 1667393 clk: Convert to using %pOF instead of full_name by Rob Herring · 7 years ago
  20. 13e0dde clk: sunxi-ng: Support multiple variable pre-dividers by Chen-Yu Tsai · 8 years ago
  21. 9be1c8a clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driver by Icenowy Zheng · 8 years ago
  22. a43c964 clk: sunxi-ng: fix PLL_CPUX adjusting on H3 by Ondrej Jirman · 8 years ago
  23. 0f6f930 clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocks by Chen-Yu Tsai · 8 years ago
  24. de64f5c Merge tag 'sunxi-clk-for-4.9' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-next by Stephen Boyd · 8 years ago
  25. 6654674 clk: sunxi-ng: Fix wrong reset register offsets by Jorik Jonker · 8 years ago
  26. ff5294d clk: sunxi-ng: mux: support fixed pre-dividers on multiple parents by Chen-Yu Tsai · 8 years ago
  27. 0bd8fa2 clk: sunxi-ng: h3: Fix audio clock divider offset by Maxime Ripard · 9 years ago
  28. 0577e48 clk: sunxi-ng: Add H3 clocks by Maxime Ripard · 9 years ago