Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / a254a9da455c171441ab3a76ed8f5d1e9412e15f / arch / riscv / kernel / cpu_ops_sbi.c
  1. 9a2451f RISC-V: Avoid using per cpu array for ordered booting by Atish Patra · 3 years ago
  2. f1e5858 RISC-V: Support cpu hotplug by Atish Patra · 4 years, 9 months ago
  3. cfafe26 RISC-V: Add supported for ordered booting method using HSM by Atish Patra · 4 years, 9 months ago