Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 7f016b35ca7623c71b31facdde080e8ce171a697 / drivers / clk / socfpga / clk-pll-s10.c
  1. 52d1a8d clk: socfpga: remove redundant initialization of variable div by Colin Ian King · 3 years, 9 months ago
  2. ba7e258 clk: socfpga: Convert to s10/agilex/n5x to use clk_hw by Dinh Nguyen · 3 years, 11 months ago
  3. a0f9819 clk: socfpga: agilex: add clock driver for eASIC N5X platform by Dinh Nguyen · 4 years ago
  4. 80c6b7a clk: socfpga: agilex: add clock driver for the Agilex platform by Dinh Nguyen · 4 years, 8 months ago
  5. d52579c clk: socfpga: add const to _ops data structures by Dinh Nguyen · 4 years, 8 months ago
  6. 535d936 clk: socfpga: remove clk_ops enable/disable methods by Dinh Nguyen · 4 years, 8 months ago
  7. 762d961 clk: socfpga: stratix10: use new parent data scheme by Dinh Nguyen · 4 years, 8 months ago
  8. 8c0e783 clk: socfpga: stratix10: simplify parameter passing by Dinh Nguyen · 5 years ago
  9. cc26ed7 clk: stratix10: use do_div() for 64-bit calculation by Dinh Nguyen · 5 years ago
  10. 62e59c4 clk: Remove io.h from clk-provider.h by Stephen Boyd · 6 years ago
  11. c0a636e clk: socfpga: stratix10: fix rate calculation for pll clocks by Dinh Nguyen · 6 years ago
  12. 07afb8d clk: socfpga: stratix10: add clock driver for Stratix10 platform by Dinh Nguyen · 7 years ago