Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 7f016b35ca7623c71b31facdde080e8ce171a697 / arch / riscv / mm / context.c
  1. 21ccdcc riscv: mm: don't advertise 1 num_asid for 0 asid bits by Vineet Gupta · 3 years, 4 months ago
  2. 3f1e782 riscv: add ASID-based tlbflushing methods by Guo Ren · 3 years, 7 months ago
  3. 5def442 riscv: mm: Use better bitmap_zalloc() by Kefeng Wang · 3 years, 8 months ago
  4. 3df952a riscv: Add __init section marker to some functions again by Jisheng Zhang · 3 years, 8 months ago
  5. 8237c52 riscv: Optimize switch_mm by passing "cpu" to flush_icache_deferred() by Jisheng Zhang · 3 years, 8 months ago
  6. 65d4b9c RISC-V: Implement ASID allocator by Anup Patel · 4 years ago
  7. 6bd33e1 riscv: add nommu support by Christoph Hellwig · 5 years ago
  8. 5ed881b riscv: add missing header file includes by Paul Walmsley · 5 years ago
  9. 4f3f900 riscv: Using CSR numbers to access CSRs by Bin Meng · 5 years ago
  10. f6635f8 riscv: move switch_mm to its own file by Gary Guo · 6 years ago