Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 50acfb2b76e19f73270fef9a32726c7e18d08ec3 / arch / riscv / kernel / head.S
  1. 50acfb2 treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286 by Thomas Gleixner · 6 years ago
  2. 4c3aeb8 RISC-V: Avoid using invalid intermediate translations by Palmer Dabbelt · 6 years ago
  3. a3182c9 RISC-V: Access CSRs using CSR numbers by Anup Patel · 6 years ago
  4. ba9c014 riscv: cleanup the parse_dtb calling conventions by Christoph Hellwig · 6 years ago
  5. c637b91 riscv: simplify the stack pointer setup in head.S by Christoph Hellwig · 6 years ago
  6. df16c40 riscv: clear all pending interrupts when booting by Christoph Hellwig · 6 years ago
  7. c0fbcd9 RISC-V: Build flat and compressed kernel images by Anup Patel · 6 years ago
  8. f99fb60 RISC-V: Use Linux logical CPU number instead of hartid by Atish Patra · 6 years ago
  9. 94f592f RISC-V: Add the directive for alignment of stvec's value by Zong Li · 6 years ago
  10. 8b08f50 Rename sbi_save to parse_dtb to improve code readability by Michael Clark · 7 years ago
  11. 7549cdf riscv: rename sptbr to satp by Christoph Hellwig · 7 years ago
  12. 83e7b87 RISC-V: move empty_zero_page definition to C and export it by Olof Johansson · 7 years ago
  13. 76d2a04 RISC-V: Init and Halt Code by Palmer Dabbelt · 8 years ago