Gitiles
Code Review
Sign In
review.shift-gmbh.com
/
SHIFTPHONES
/
mainline
/
linux
/
3eb616b26408ac813c67280cf883f36d98b8441d
/
drivers
/
clk
/
tegra
/
clk-pll.c
7808638
clk: tegra: Don't allow zero clock rate for PLLs
by Dmitry Osipenko
· 3 years, 8 months ago
a719604
clk: tegra: Ensure that PLLU configuration is applied properly
by Dmitry Osipenko
· 3 years, 8 months ago
0c7ea2b
clk: tegra: Don't enable PLLE HW sequencer at init
by JC Kuo
· 4 years ago
5105660
clk: tegra: Always program PLL_E when enabled
by Thierry Reding
· 4 years, 8 months ago
6402e780
clk: tegra: Capitalization fixes
by Thierry Reding
· 4 years, 8 months ago
fa64023
clk: tegra: pll: Improve PLLM enable-state detection
by Dmitry Osipenko
· 4 years, 6 months ago
9157abe
clk: tegra: pll: Add pre/post rate-change hooks
by Dmitry Osipenko
· 4 years, 10 months ago
bc0b3a6
clk: tegra: pll: Save and restore pll context
by Sowjanya Komatineni
· 5 years ago
9952f69
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
by Thomas Gleixner
· 6 years ago
40db569
clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides divider
by Dmitry Osipenko
· 6 years ago
bff1cef
clk: tegra: Don't enable already enabled PLLs
by Dmitry Osipenko
· 6 years ago
08441a96
clk: tegra: Return the exact clock rate from clk_round_rate
by Robert Yang
· 6 years ago
c35b518
clk: tegra: Fix pll_u rate configuration
by Marcel Ziswiler
· 7 years ago
2f924ac
clk: tegra: Fix T210 PLLRE registration
by Alex Frid
· 7 years ago
f7bdb8b
clk: tegra: Update T210 PLLSS (D2/DP) registration
by Alex Frid
· 7 years ago
ac99afe
clk: tegra: Re-factor T210 PLLX registration
by Alex Frid
· 7 years ago
3dd065e
clk: tegra: change post IDDQ release delay to 5us
by Peter De Schrijver
· 7 years ago
bc7b34a
clk: tegra: Init cfg structure in _get_pll_mnp
by Peter De Schrijver
· 7 years ago
04434cf
clk: tegra: Enable PLL_SS for Tegra210
by Peter De Schrijver
· 7 years ago
1a7da87
clk: tegra: fix SS control on PLL enable/disable
by Peter De Schrijver
· 7 years ago
e745f99
clk: tegra: Rework pll_u
by Peter De Schrijver
· 8 years ago
15d68e8
clk: tegra: Initialize UTMI PLL when enabling PLLU
by Andrew Bresticker
· 9 years ago
926655f
clk: tegra: Fix pllre Tegra210 and add pll_re_out1
by Rhyland Klein
· 9 years ago
442f53f
clk: tegra: Fix PLLE SS coefficients
by Mark Kuo
· 9 years ago
fd2963b
clk: tegra: Fix typos around clearing PLLE bits during enable
by Rhyland Klein
· 9 years ago
f59b016
clk: tegra: Do not disable PLLE when under hardware control
by Mark Kuo
· 9 years ago
3eb6156
clk: tegra: pll: Fix potential sleeping-while-atomic
by Andrew Bresticker
· 9 years ago
2d7f61f3
clk: tegra: Read correct IDDQ register in PLL_SS registration
by Bill Huang
· 10 years ago
a4ca2b2
clk: tegra: Fix WARN_ON in PLL_RE registration
by Bill Huang
· 10 years ago
afff455
clk: tegra: pll: Fix issues with rates for VCO PLLs
by Andrew Bresticker
· 10 years ago
6b301a0
clk: tegra: Add support for Tegra210 clocks
by Rhyland Klein
· 10 years ago
0ef9db6
clk: tegra: pll: Add logic for SS
by Bill Huang
· 10 years ago
17e9273
clk: tegra: pll: Add dyn_ramp callback
by Rhyland Klein
· 10 years ago
b985114
clk: tegra: pll: Add Set_default logic
by Bill Huang
· 10 years ago
b5512b4
clk: tegra: pll: Adjust vco_min if SDM present
by Bill Huang
· 10 years ago
6929715
clk: tegra: pll: Add support for PLLMB for Tegra210
by Rhyland Klein
· 10 years ago
dd322f0
clk: tegra: pll: Add specialized logic for Tegra210
by Rhyland Klein
· 10 years ago
267b62a
clk: tegra: pll: Update PLLM handling
by Danny Huang
· 10 years ago
86c679a
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
by Rhyland Klein
· 10 years ago
fde207e
clk: tegra: pll: Add code to handle if resets are supported by PLL
by Bill Huang
· 10 years ago
407254d
clk: tegra: pll: Add logic for out-of-table rates for T210
by Rhyland Klein
· 10 years ago
d907f4b
clk: tegra: pll: Add logic for handling SDM data
by Rhyland Klein
· 10 years ago
3706b43
clk: tegra: pll: Don't unconditionally set LOCK flags
by Rhyland Klein
· 10 years ago
204c85d
clk: tegra: pll: Update warning message
by Rhyland Klein
· 10 years ago
7db864c
clk: tegra: pll: Simplify clk_enable_path
by Rhyland Klein
· 10 years ago
6583a63
clk: tegra: pll: Add tegra_pll_wait_for_lock to clk header
by Rhyland Klein
· 10 years ago
385f9ad
clk: tegra: Constify pdiv-to-hw mappings
by Thierry Reding
· 9 years ago
e52d7c0
clk: tegra: Miscellaneous coding style cleanups
by Thierry Reding
· 9 years ago
836ee0f
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
by Stephen Boyd
· 9 years ago
5cdb1dc
clk: tegra: Convert to clk_hw based provider APIs
by Stephen Boyd
· 9 years ago
584ac4e
clk: tegra: Properly include clk.h
by Stephen Boyd
· 10 years ago
44a6f3db
clk: tegra: Remove needless initializations
by Thierry Reding
· 10 years ago
6bb18c5
clk: tegra: Various whitespace cleanups
by Thierry Reding
· 10 years ago
08acae3
clk: tegra: Add support for the Tegra132 CAR IP block
by Paul Walmsley
· 10 years ago
ca036b2
clk: tegra: Fix order of arguments in WARN
by Tomeu Vizoso
· 10 years ago
0e548d50b
clk: tegra: Use XUSB-compatible SATA PLL sequence
by Mikko Perttunen
· 11 years ago
37ab366
clk: tegra: Enable hardware control of SATA PLL
by Mikko Perttunen
· 11 years ago
4c8f806
Merge branch 'clk-fixes' into clk-next
by Mike Turquette
· 11 years ago
51784380
Merge tag 'clk-tegra-fixes-3.15' of git://nv-tegra.nvidia.com/user/pdeschrijver/linux into clk-fixes
by Mike Turquette
· 11 years ago
2cfe167
clk: tegra: Enable hardware control of PLLE
by Jim Lin
· 11 years ago
d2c834a
clk: tegra: Fix wrong value written to PLLE_AUX
by Tuomas Tynkkynen
· 11 years ago
4ccc402
clk: tegra: Fix enabling of PLLE
by Thierry Reding
· 11 years ago
c61e4e7
clk: tegra: Introduce divider mask and shift helpers
by Thierry Reding
· 11 years ago
d0f02ce
clk: tegra: Fix PLLE programming
by Thierry Reding
· 11 years ago
e47e12f
clk: tegra: Staticize local variables in clk-pll.c
by Sachin Kamat
· 11 years ago
62ce7cd
clk: tegra: fix __clk_lookup() return value checks
by Wei Yongjun
· 11 years ago
8ba4b3b
clk: tegra: Do not print errors for clk_round_rate()
by Thierry Reding
· 11 years ago
798e910
clk: tegra: Add support for PLLSS
by Peter De Schrijver
· 11 years ago
ebe142b
clk: tegra: move fields to tegra_clk_pll_params
by Peter De Schrijver
· 11 years ago
8e9cc80
clk: tegra: use pll_ref as the pll_e parent
by Peter De Schrijver
· 11 years ago
04edb09
clk: tegra: move some PLLC and PLLXC init to clk-pll.c
by Peter De Schrijver
· 11 years ago
00c674e
clk: tegra: Fix clock rate computation
by Thierry Reding
· 11 years ago
642fb0c
clk: tegra: PLLE spread spectrum control
by Peter De Schrijver
· 11 years ago
408a24f
clk: tegra: Use override bits when needed
by Peter De Schrijver
· 12 years ago
35d287a
clk: tegra: fix pllre initilization
by Peter De Schrijver
· 12 years ago
aa6fefd
clk: tegra: allow PLL m,n,p init from SoC files
by Peter De Schrijver
· 12 years ago
053b525
clk: tegra: pllc and pllxc should use pdiv_map
by Peter De Schrijver
· 12 years ago
c1d1939
clk: tegra: Add new fields and PLL types for Tegra114
by Peter De Schrijver
· 12 years ago
3e72771
clk: tegra: move from a lock bit idx to a lock mask
by Peter De Schrijver
· 12 years ago
0b6525a
clk: tegra: Add PLL post divider table
by Peter De Schrijver
· 12 years ago
7ba2881
clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLE
by Peter De Schrijver
· 12 years ago
dd93587
clk: tegra: Add TEGRA_PLL_BYPASS flag
by Peter De Schrijver
· 12 years ago
dba4072
clk: tegra: Refactor PLL programming code
by Peter De Schrijver
· 12 years ago
8f8f484
clk: tegra: add Tegra specific clocks
by Prashant Gaikwad
· 12 years ago