Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 1c8e600440c7f5036bd9a94526d01e9c7cb68dca / drivers / clk / hisilicon / clk-hi3620.c
  1. 1c8e600 clk: Add rate constraints to clocks by Tomeu Vizoso · 10 years ago
  2. 646cafc clk: Change clk_ops->determine_rate to return a clk_hw as the best parent by Tomeu Vizoso · 10 years ago
  3. 7f615dd clk: hi3620: Move const initdata into correct code section by Bintian Wang · 10 years ago
  4. c115b13 clk: hisilicon: fix warning from smatch by Zhangfei Gao · 11 years ago
  5. 78761147 Merge tag 'clk-hisi' of https://git.kernel.org/pub/scm/linux/kernel/git/hzhuang1/linux into clk-next-hisilcon by Mike Turquette · 11 years ago
  6. 75af25f clk: hisi: remove static variable by Haojian Zhuang · 11 years ago
  7. 62ac983 clk: hisilicon: add hi3620_mmc_clks by Zhangfei Gao · 11 years ago
  8. ea010e5 clk: hi3620: add gate clock flag by Haojian Zhuang · 11 years ago
  9. 5e39edd clk: hi3620: fix wrong flags on divider by Haojian Zhuang · 11 years ago
  10. 0aa0c95 clk: hisilicon: add common clock support by Haojian Zhuang · 11 years ago