blob: 9f2d6020b6c2d8a40b4b7cee1d2b07d7882ff168 [file] [log] [blame]
Catalin Marinasb3901d52012-03-05 11:49:28 +00001/*
2 * Based on arch/arm/kernel/process.c
3 *
4 * Original Copyright (C) 1995 Linus Torvalds
5 * Copyright (C) 1996-2000 Russell King - Converted to ARM.
6 * Copyright (C) 2012 ARM Ltd.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
21#include <stdarg.h>
22
AKASHI Takahirofd92d4a2014-04-30 10:51:32 +010023#include <linux/compat.h>
Catalin Marinasb3901d52012-03-05 11:49:28 +000024#include <linux/export.h>
25#include <linux/sched.h>
26#include <linux/kernel.h>
27#include <linux/mm.h>
28#include <linux/stddef.h>
29#include <linux/unistd.h>
30#include <linux/user.h>
31#include <linux/delay.h>
32#include <linux/reboot.h>
33#include <linux/interrupt.h>
34#include <linux/kallsyms.h>
35#include <linux/init.h>
36#include <linux/cpu.h>
37#include <linux/elfcore.h>
38#include <linux/pm.h>
39#include <linux/tick.h>
40#include <linux/utsname.h>
41#include <linux/uaccess.h>
42#include <linux/random.h>
43#include <linux/hw_breakpoint.h>
44#include <linux/personality.h>
45#include <linux/notifier.h>
46
47#include <asm/compat.h>
48#include <asm/cacheflush.h>
Will Deaconec45d1c2013-01-17 12:31:45 +000049#include <asm/fpsimd.h>
50#include <asm/mmu_context.h>
Catalin Marinasb3901d52012-03-05 11:49:28 +000051#include <asm/processor.h>
52#include <asm/stacktrace.h>
Catalin Marinasb3901d52012-03-05 11:49:28 +000053
54static void setup_restart(void)
55{
56 /*
57 * Tell the mm system that we are going to reboot -
58 * we may need it to insert some 1:1 mappings so that
59 * soft boot works.
60 */
61 setup_mm_for_reboot();
62
63 /* Clean and invalidate caches */
64 flush_cache_all();
65
66 /* Turn D-cache off */
67 cpu_cache_off();
68
69 /* Push out any further dirty data, and ensure cache is empty */
70 flush_cache_all();
71}
72
73void soft_restart(unsigned long addr)
74{
Geoff Levand09024aa2013-12-17 00:19:29 +000075 typedef void (*phys_reset_t)(unsigned long);
76 phys_reset_t phys_reset;
77
Catalin Marinasb3901d52012-03-05 11:49:28 +000078 setup_restart();
Geoff Levand09024aa2013-12-17 00:19:29 +000079
80 /* Switch to the identity mapping */
81 phys_reset = (phys_reset_t)virt_to_phys(cpu_reset);
82 phys_reset(addr);
83
84 /* Should never get here */
85 BUG();
Catalin Marinasb3901d52012-03-05 11:49:28 +000086}
87
88/*
89 * Function pointers to optional machine specific functions
90 */
91void (*pm_power_off)(void);
92EXPORT_SYMBOL_GPL(pm_power_off);
93
Catalin Marinasb0946fc2013-07-23 11:05:10 +010094void (*arm_pm_restart)(enum reboot_mode reboot_mode, const char *cmd);
Catalin Marinasaa1e8ec2013-02-28 18:14:37 +000095EXPORT_SYMBOL_GPL(arm_pm_restart);
Catalin Marinasb3901d52012-03-05 11:49:28 +000096
Catalin Marinasb3901d52012-03-05 11:49:28 +000097/*
98 * This is our default idle handler.
99 */
Thomas Gleixner00872982013-03-21 22:49:39 +0100100void arch_cpu_idle(void)
Catalin Marinasb3901d52012-03-05 11:49:28 +0000101{
102 /*
103 * This should do all the clock switching and wait for interrupt
104 * tricks
105 */
Nicolas Pitre69905662014-02-17 10:59:30 -0500106 cpu_do_idle();
107 local_irq_enable();
Catalin Marinasb3901d52012-03-05 11:49:28 +0000108}
109
Mark Rutland9327e2c2013-10-24 20:30:18 +0100110#ifdef CONFIG_HOTPLUG_CPU
111void arch_cpu_idle_dead(void)
112{
113 cpu_die();
114}
115#endif
116
Catalin Marinasb3901d52012-03-05 11:49:28 +0000117void machine_shutdown(void)
118{
119#ifdef CONFIG_SMP
120 smp_send_stop();
121#endif
122}
123
124void machine_halt(void)
125{
126 machine_shutdown();
127 while (1);
128}
129
130void machine_power_off(void)
131{
132 machine_shutdown();
133 if (pm_power_off)
134 pm_power_off();
135}
136
137void machine_restart(char *cmd)
138{
139 machine_shutdown();
140
141 /* Disable interrupts first */
142 local_irq_disable();
Catalin Marinasb3901d52012-03-05 11:49:28 +0000143
144 /* Now call the architecture specific reboot code. */
Catalin Marinasaa1e8ec2013-02-28 18:14:37 +0000145 if (arm_pm_restart)
Marc Zyngierff701302013-07-11 12:13:00 +0100146 arm_pm_restart(reboot_mode, cmd);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000147
148 /*
149 * Whoops - the architecture was unable to reboot.
150 */
151 printk("Reboot failed -- System halted\n");
152 while (1);
153}
154
155void __show_regs(struct pt_regs *regs)
156{
Catalin Marinas6ca68e82013-09-17 18:49:46 +0100157 int i, top_reg;
158 u64 lr, sp;
159
160 if (compat_user_mode(regs)) {
161 lr = regs->compat_lr;
162 sp = regs->compat_sp;
163 top_reg = 12;
164 } else {
165 lr = regs->regs[30];
166 sp = regs->sp;
167 top_reg = 29;
168 }
Catalin Marinasb3901d52012-03-05 11:49:28 +0000169
Tejun Heoa43cb952013-04-30 15:27:17 -0700170 show_regs_print_info(KERN_DEFAULT);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000171 print_symbol("PC is at %s\n", instruction_pointer(regs));
Catalin Marinas6ca68e82013-09-17 18:49:46 +0100172 print_symbol("LR is at %s\n", lr);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000173 printk("pc : [<%016llx>] lr : [<%016llx>] pstate: %08llx\n",
Catalin Marinas6ca68e82013-09-17 18:49:46 +0100174 regs->pc, lr, regs->pstate);
175 printk("sp : %016llx\n", sp);
176 for (i = top_reg; i >= 0; i--) {
Catalin Marinasb3901d52012-03-05 11:49:28 +0000177 printk("x%-2d: %016llx ", i, regs->regs[i]);
178 if (i % 2 == 0)
179 printk("\n");
180 }
181 printk("\n");
182}
183
184void show_regs(struct pt_regs * regs)
185{
186 printk("\n");
Catalin Marinasb3901d52012-03-05 11:49:28 +0000187 __show_regs(regs);
188}
189
190/*
191 * Free current thread data structures etc..
192 */
193void exit_thread(void)
194{
195}
196
197void flush_thread(void)
198{
199 fpsimd_flush_thread();
200 flush_ptrace_hw_breakpoint(current);
201}
202
203void release_thread(struct task_struct *dead_task)
204{
205}
206
207int arch_dup_task_struct(struct task_struct *dst, struct task_struct *src)
208{
Ard Biesheuvelc51f9262014-02-24 15:26:27 +0100209 fpsimd_preserve_current_state();
Catalin Marinasb3901d52012-03-05 11:49:28 +0000210 *dst = *src;
211 return 0;
212}
213
214asmlinkage void ret_from_fork(void) asm("ret_from_fork");
215
216int copy_thread(unsigned long clone_flags, unsigned long stack_start,
Al Viroafa86fc2012-10-22 22:51:14 -0400217 unsigned long stk_sz, struct task_struct *p)
Catalin Marinasb3901d52012-03-05 11:49:28 +0000218{
219 struct pt_regs *childregs = task_pt_regs(p);
220 unsigned long tls = p->thread.tp_value;
221
Catalin Marinasb3901d52012-03-05 11:49:28 +0000222 memset(&p->thread.cpu_context, 0, sizeof(struct cpu_context));
Catalin Marinasb3901d52012-03-05 11:49:28 +0000223
Al Viro9ac08002012-10-21 15:56:52 -0400224 if (likely(!(p->flags & PF_KTHREAD))) {
225 *childregs = *current_pt_regs();
Catalin Marinasc34501d2012-10-05 12:31:20 +0100226 childregs->regs[0] = 0;
227 if (is_compat_thread(task_thread_info(p))) {
Al Viroe0fd18c2012-10-18 00:55:54 -0400228 if (stack_start)
229 childregs->compat_sp = stack_start;
Catalin Marinasc34501d2012-10-05 12:31:20 +0100230 } else {
231 /*
232 * Read the current TLS pointer from tpidr_el0 as it may be
233 * out-of-sync with the saved value.
234 */
235 asm("mrs %0, tpidr_el0" : "=r" (tls));
Al Viroe0fd18c2012-10-18 00:55:54 -0400236 if (stack_start) {
237 /* 16-byte aligned stack mandatory on AArch64 */
238 if (stack_start & 15)
239 return -EINVAL;
240 childregs->sp = stack_start;
241 }
Catalin Marinasc34501d2012-10-05 12:31:20 +0100242 }
243 /*
244 * If a TLS pointer was passed to clone (4th argument), use it
245 * for the new thread.
246 */
247 if (clone_flags & CLONE_SETTLS)
Al Viro9ac08002012-10-21 15:56:52 -0400248 tls = childregs->regs[3];
Catalin Marinasc34501d2012-10-05 12:31:20 +0100249 } else {
250 memset(childregs, 0, sizeof(struct pt_regs));
251 childregs->pstate = PSR_MODE_EL1h;
252 p->thread.cpu_context.x19 = stack_start;
253 p->thread.cpu_context.x20 = stk_sz;
254 }
255 p->thread.cpu_context.pc = (unsigned long)ret_from_fork;
256 p->thread.cpu_context.sp = (unsigned long)childregs;
Catalin Marinasb3901d52012-03-05 11:49:28 +0000257 p->thread.tp_value = tls;
258
259 ptrace_hw_copy_thread(p);
260
261 return 0;
262}
263
264static void tls_thread_switch(struct task_struct *next)
265{
266 unsigned long tpidr, tpidrro;
267
268 if (!is_compat_task()) {
269 asm("mrs %0, tpidr_el0" : "=r" (tpidr));
270 current->thread.tp_value = tpidr;
271 }
272
273 if (is_compat_thread(task_thread_info(next))) {
274 tpidr = 0;
275 tpidrro = next->thread.tp_value;
276 } else {
277 tpidr = next->thread.tp_value;
278 tpidrro = 0;
279 }
280
281 asm(
282 " msr tpidr_el0, %0\n"
283 " msr tpidrro_el0, %1"
284 : : "r" (tpidr), "r" (tpidrro));
285}
286
287/*
288 * Thread switching.
289 */
290struct task_struct *__switch_to(struct task_struct *prev,
291 struct task_struct *next)
292{
293 struct task_struct *last;
294
295 fpsimd_thread_switch(next);
296 tls_thread_switch(next);
297 hw_breakpoint_thread_switch(next);
Christopher Covington33257322013-04-03 19:01:01 +0100298 contextidr_thread_switch(next);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000299
Catalin Marinas5108c672013-04-24 14:47:02 +0100300 /*
301 * Complete any pending TLB or cache maintenance on this CPU in case
302 * the thread migrates to a different CPU.
303 */
Will Deacon98f76852014-05-02 16:24:10 +0100304 dsb(ish);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000305
306 /* the actual thread switch */
307 last = cpu_switch_to(prev, next);
308
309 return last;
310}
311
Catalin Marinasb3901d52012-03-05 11:49:28 +0000312unsigned long get_wchan(struct task_struct *p)
313{
314 struct stackframe frame;
Konstantin Khlebnikov408c3652013-12-05 13:30:10 +0000315 unsigned long stack_page;
Catalin Marinasb3901d52012-03-05 11:49:28 +0000316 int count = 0;
317 if (!p || p == current || p->state == TASK_RUNNING)
318 return 0;
319
320 frame.fp = thread_saved_fp(p);
321 frame.sp = thread_saved_sp(p);
322 frame.pc = thread_saved_pc(p);
Konstantin Khlebnikov408c3652013-12-05 13:30:10 +0000323 stack_page = (unsigned long)task_stack_page(p);
Catalin Marinasb3901d52012-03-05 11:49:28 +0000324 do {
Konstantin Khlebnikov408c3652013-12-05 13:30:10 +0000325 if (frame.sp < stack_page ||
326 frame.sp >= stack_page + THREAD_SIZE ||
327 unwind_frame(&frame))
Catalin Marinasb3901d52012-03-05 11:49:28 +0000328 return 0;
329 if (!in_sched_functions(frame.pc))
330 return frame.pc;
331 } while (count ++ < 16);
332 return 0;
333}
334
335unsigned long arch_align_stack(unsigned long sp)
336{
337 if (!(current->personality & ADDR_NO_RANDOMIZE) && randomize_va_space)
338 sp -= get_random_int() & ~PAGE_MASK;
339 return sp & ~0xf;
340}
341
342static unsigned long randomize_base(unsigned long base)
343{
344 unsigned long range_end = base + (STACK_RND_MASK << PAGE_SHIFT) + 1;
345 return randomize_range(base, range_end, 0) ? : base;
346}
347
348unsigned long arch_randomize_brk(struct mm_struct *mm)
349{
350 return randomize_base(mm->brk);
351}
352
353unsigned long randomize_et_dyn(unsigned long base)
354{
355 return randomize_base(base);
356}