Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 229f05fdb025ff82f47221c11ee5dfa73f7e4cb2 / . / arch / arm / mach-tegra / Kconfig
blob: b3d78fcd4beffc8be15a7ca571d9cadf1ddce9ce [file] [log] [blame]
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]1if ARCH_TEGRA
2
3comment "NVIDIA Tegra options"
4
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]5config ARCH_TEGRA_2x_SOC
Peter De Schrijver44107d82011-12-14 17:03:25 +0200[diff] [blame]6 bool "Enable support for Tegra20 family"
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]7 select CPU_V7
8 select ARM_GIC
Erik Gilling3c92db92010-03-15 19:40:06 -0700[diff] [blame]9 select ARCH_REQUIRE_GPIOLIB
Benoit Goby91525d02011-03-09 16:28:55 -0800[diff] [blame]10 select USB_ARCH_HAS_EHCI if USB_SUPPORT
11 select USB_ULPI if USB_SUPPORT
12 select USB_ULPI_VIEWPORT if USB_SUPPORT
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]13 help
14 Support for NVIDIA Tegra AP20 and T20 processors, based on the
15 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
16
Peter De Schrijver44107d82011-12-14 17:03:25 +0200[diff] [blame]17config ARCH_TEGRA_3x_SOC
18 bool "Enable support for Tegra30 family"
19 select CPU_V7
20 select ARM_GIC
21 select ARCH_REQUIRE_GPIOLIB
22 select USB_ARCH_HAS_EHCI if USB_SUPPORT
23 select USB_ULPI if USB_SUPPORT
24 select USB_ULPI_VIEWPORT if USB_SUPPORT
25 select USE_OF
26 help
27 Support for NVIDIA Tegra T30 processor family, based on the
28 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]29
Mike Rapoport77ffc142010-09-27 11:26:33 +0200[diff] [blame]30config TEGRA_PCI
31 bool "PCI Express support"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]32 depends on ARCH_TEGRA_2x_SOC
Mike Rapoport77ffc142010-09-27 11:26:33 +0200[diff] [blame]33 select PCI
34
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]35comment "Tegra board type"
36
37config MACH_HARMONY
38 bool "Harmony board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]39 depends on ARCH_TEGRA_2x_SOC
Uwe Kleine-König885f24e2011-07-26 10:15:59 +0200[diff] [blame]40 select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]41 help
42 Support for nVidia Harmony development platform
43
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]44config MACH_KAEN
45 bool "Kaen board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]46 depends on ARCH_TEGRA_2x_SOC
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]47 select MACH_SEABOARD
Uwe Kleine-König885f24e2011-07-26 10:15:59 +0200[diff] [blame]48 select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]49 help
50 Support for the Kaen version of Seaboard
51
Marc Dietrich65b935a2011-03-07 21:01:31 +0100[diff] [blame]52config MACH_PAZ00
53 bool "Paz00 board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]54 depends on ARCH_TEGRA_2x_SOC
Marc Dietrich65b935a2011-03-07 21:01:31 +0100[diff] [blame]55 help
56 Support for the Toshiba AC100/Dynabook AZ netbook
57
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]58config MACH_SEABOARD
59 bool "Seaboard board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]60 depends on ARCH_TEGRA_2x_SOC
Uwe Kleine-König885f24e2011-07-26 10:15:59 +0200[diff] [blame]61 select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]62 help
63 Support for nVidia Seaboard development platform. It will
64 also be included for some of the derivative boards that
65 have large similarities with the seaboard design.
66
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]67config MACH_TEGRA_DT
Peter De Schrijvera2385dc2011-12-14 17:03:18 +0200[diff] [blame]68 bool "Generic Tegra20 board (FDT support)"
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]69 select USE_OF
70 help
Peter De Schrijvera2385dc2011-12-14 17:03:18 +0200[diff] [blame]71 Support for generic NVIDIA Tegra20 boards using Flattened Device Tree
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]72
Mike Rapoportcca414b2011-02-07 10:10:53 +0200[diff] [blame]73config MACH_TRIMSLICE
74 bool "TrimSlice board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]75 depends on ARCH_TEGRA_2x_SOC
Mike Rapoportcca414b2011-02-07 10:10:53 +0200[diff] [blame]76 select TEGRA_PCI
77 help
78 Support for CompuLab TrimSlice platform
79
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]80config MACH_WARIO
81 bool "Wario board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]82 depends on ARCH_TEGRA_2x_SOC
Olof Johanssond9a51fe2011-02-19 17:25:32 -0800[diff] [blame]83 select MACH_SEABOARD
84 help
85 Support for the Wario version of Seaboard
86
Peter De Schrijveradd29e62011-10-12 14:53:05 +0300[diff] [blame]87config MACH_VENTANA
88 bool "Ventana board"
Peter De Schrijverb2bbbc42011-12-14 17:03:14 +0200[diff] [blame]89 depends on ARCH_TEGRA_2x_SOC
Peter De Schrijveradd29e62011-10-12 14:53:05 +0300[diff] [blame]90 select MACH_TEGRA_DT
91 help
92 Support for the nVidia Ventana development platform
93
Erik Gillingc5f80062010-01-21 16:53:02 -0800[diff] [blame]94choice
95 prompt "Low-level debug console UART"
96 default TEGRA_DEBUG_UART_NONE
97
98config TEGRA_DEBUG_UART_NONE
99 bool "None"
100
101config TEGRA_DEBUG_UARTA
102 bool "UART-A"
103
104config TEGRA_DEBUG_UARTB
105 bool "UART-B"
106
107config TEGRA_DEBUG_UARTC
108 bool "UART-C"
109
110config TEGRA_DEBUG_UARTD
111 bool "UART-D"
112
113config TEGRA_DEBUG_UARTE
114 bool "UART-E"
115
116endchoice
117
Colin Cross4de3a8f2010-04-05 13:16:42 -0700[diff] [blame]118config TEGRA_SYSTEM_DMA
119 bool "Enable system DMA driver for NVIDIA Tegra SoCs"
120 default y
121 help
122 Adds system DMA functionality for NVIDIA Tegra SoCs, used by
123 several Tegra device drivers
124
Colin Crossefdf72a2011-02-12 18:22:49 -0800[diff] [blame]125config TEGRA_EMC_SCALING_ENABLE
126 bool "Enable scaling the memory frequency"
Mark Brown38376862011-02-22 20:35:24 +0000[diff] [blame]127
128endif