blob: 41174903009c5999e986ea5f89e6d6123e240462 [file] [log] [blame]
Andreas Herrmann512d1022011-05-25 20:43:31 +02001/*
2 * fam15h_power.c - AMD Family 15h processor power monitoring
3 *
4 * Copyright (c) 2011 Advanced Micro Devices, Inc.
Andreas Herrmannd034fbf2012-10-29 18:50:47 +01005 * Author: Andreas Herrmann <herrmann.der.user@googlemail.com>
Andreas Herrmann512d1022011-05-25 20:43:31 +02006 *
7 *
8 * This driver is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This driver is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
15 * See the GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this driver; if not, see <http://www.gnu.org/licenses/>.
19 */
20
21#include <linux/err.h>
22#include <linux/hwmon.h>
23#include <linux/hwmon-sysfs.h>
24#include <linux/init.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27#include <linux/bitops.h>
28#include <asm/processor.h>
29
30MODULE_DESCRIPTION("AMD Family 15h CPU processor power monitor");
Andreas Herrmannd034fbf2012-10-29 18:50:47 +010031MODULE_AUTHOR("Andreas Herrmann <herrmann.der.user@googlemail.com>");
Andreas Herrmann512d1022011-05-25 20:43:31 +020032MODULE_LICENSE("GPL");
33
34/* D18F3 */
35#define REG_NORTHBRIDGE_CAP 0xe8
36
37/* D18F4 */
38#define REG_PROCESSOR_TDP 0x1b8
39
40/* D18F5 */
41#define REG_TDP_RUNNING_AVERAGE 0xe0
42#define REG_TDP_LIMIT3 0xe8
43
44struct fam15h_power_data {
Axel Lin562dc972014-06-19 23:29:11 +080045 struct pci_dev *pdev;
Andreas Herrmann512d1022011-05-25 20:43:31 +020046 unsigned int tdp_to_watts;
47 unsigned int base_tdp;
48 unsigned int processor_pwr_watts;
49};
50
51static ssize_t show_power(struct device *dev,
52 struct device_attribute *attr, char *buf)
53{
54 u32 val, tdp_limit, running_avg_range;
55 s32 running_avg_capture;
56 u64 curr_pwr_watts;
Andreas Herrmann512d1022011-05-25 20:43:31 +020057 struct fam15h_power_data *data = dev_get_drvdata(dev);
Axel Lin562dc972014-06-19 23:29:11 +080058 struct pci_dev *f4 = data->pdev;
Andreas Herrmann512d1022011-05-25 20:43:31 +020059
60 pci_bus_read_config_dword(f4->bus, PCI_DEVFN(PCI_SLOT(f4->devfn), 5),
61 REG_TDP_RUNNING_AVERAGE, &val);
Huang Ruie9cd4d552015-08-27 16:07:35 +080062
63 /*
64 * On Carrizo and later platforms, TdpRunAvgAccCap bit field
65 * is extended to 4:31 from 4:25.
66 */
67 if (boot_cpu_data.x86 == 0x15 && boot_cpu_data.x86_model >= 0x60) {
68 running_avg_capture = val >> 4;
69 running_avg_capture = sign_extend32(running_avg_capture, 27);
70 } else {
71 running_avg_capture = (val >> 4) & 0x3fffff;
72 running_avg_capture = sign_extend32(running_avg_capture, 21);
73 }
74
Andre Przywara941a9562012-03-23 10:02:17 +010075 running_avg_range = (val & 0xf) + 1;
Andreas Herrmann512d1022011-05-25 20:43:31 +020076
77 pci_bus_read_config_dword(f4->bus, PCI_DEVFN(PCI_SLOT(f4->devfn), 5),
78 REG_TDP_LIMIT3, &val);
79
80 tdp_limit = val >> 16;
Guenter Roeck62867d42012-06-21 06:26:12 -070081 curr_pwr_watts = ((u64)(tdp_limit +
82 data->base_tdp)) << running_avg_range;
Andre Przywara941a9562012-03-23 10:02:17 +010083 curr_pwr_watts -= running_avg_capture;
Andreas Herrmann512d1022011-05-25 20:43:31 +020084 curr_pwr_watts *= data->tdp_to_watts;
85
86 /*
87 * Convert to microWatt
88 *
89 * power is in Watt provided as fixed point integer with
90 * scaling factor 1/(2^16). For conversion we use
91 * (10^6)/(2^16) = 15625/(2^10)
92 */
Andre Przywara941a9562012-03-23 10:02:17 +010093 curr_pwr_watts = (curr_pwr_watts * 15625) >> (10 + running_avg_range);
Andreas Herrmann512d1022011-05-25 20:43:31 +020094 return sprintf(buf, "%u\n", (unsigned int) curr_pwr_watts);
95}
96static DEVICE_ATTR(power1_input, S_IRUGO, show_power, NULL);
97
98static ssize_t show_power_crit(struct device *dev,
99 struct device_attribute *attr, char *buf)
100{
101 struct fam15h_power_data *data = dev_get_drvdata(dev);
102
103 return sprintf(buf, "%u\n", data->processor_pwr_watts);
104}
105static DEVICE_ATTR(power1_crit, S_IRUGO, show_power_crit, NULL);
106
Aravind Gopalakrishnan961a2372014-09-16 14:58:04 -0500107static umode_t fam15h_power_is_visible(struct kobject *kobj,
108 struct attribute *attr,
109 int index)
110{
111 /* power1_input is only reported for Fam15h, Models 00h-0fh */
112 if (attr == &dev_attr_power1_input.attr &&
113 (boot_cpu_data.x86 != 0x15 || boot_cpu_data.x86_model > 0xf))
114 return 0;
115
116 return attr->mode;
117}
118
Andreas Herrmann512d1022011-05-25 20:43:31 +0200119static struct attribute *fam15h_power_attrs[] = {
120 &dev_attr_power1_input.attr,
121 &dev_attr_power1_crit.attr,
Andreas Herrmann512d1022011-05-25 20:43:31 +0200122 NULL
123};
124
Aravind Gopalakrishnan961a2372014-09-16 14:58:04 -0500125static const struct attribute_group fam15h_power_group = {
126 .attrs = fam15h_power_attrs,
127 .is_visible = fam15h_power_is_visible,
128};
129__ATTRIBUTE_GROUPS(fam15h_power);
Andreas Herrmann512d1022011-05-25 20:43:31 +0200130
Huang Ruid83e92b2015-08-27 16:07:33 +0800131static bool should_load_on_this_node(struct pci_dev *f4)
Andreas Herrmann512d1022011-05-25 20:43:31 +0200132{
133 u32 val;
134
135 pci_bus_read_config_dword(f4->bus, PCI_DEVFN(PCI_SLOT(f4->devfn), 3),
136 REG_NORTHBRIDGE_CAP, &val);
137 if ((val & BIT(29)) && ((val >> 30) & 3))
138 return false;
139
140 return true;
141}
142
Andre Przywara00250ec2012-04-09 18:16:34 -0400143/*
144 * Newer BKDG versions have an updated recommendation on how to properly
145 * initialize the running average range (was: 0xE, now: 0x9). This avoids
146 * counter saturations resulting in bogus power readings.
147 * We correct this value ourselves to cope with older BIOSes.
148 */
Andreas Herrmann5f0ecb92012-09-23 20:27:32 +0200149static const struct pci_device_id affected_device[] = {
Guenter Roeckc3e40a92012-04-25 13:44:20 -0700150 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_15H_NB_F4) },
151 { 0 }
152};
153
Andreas Herrmann5f0ecb92012-09-23 20:27:32 +0200154static void tweak_runavg_range(struct pci_dev *pdev)
Andre Przywara00250ec2012-04-09 18:16:34 -0400155{
156 u32 val;
Andre Przywara00250ec2012-04-09 18:16:34 -0400157
158 /*
159 * let this quirk apply only to the current version of the
160 * northbridge, since future versions may change the behavior
161 */
Guenter Roeckc3e40a92012-04-25 13:44:20 -0700162 if (!pci_match_id(affected_device, pdev))
Andre Przywara00250ec2012-04-09 18:16:34 -0400163 return;
164
165 pci_bus_read_config_dword(pdev->bus,
166 PCI_DEVFN(PCI_SLOT(pdev->devfn), 5),
167 REG_TDP_RUNNING_AVERAGE, &val);
168 if ((val & 0xf) != 0xe)
169 return;
170
171 val &= ~0xf;
172 val |= 0x9;
173 pci_bus_write_config_dword(pdev->bus,
174 PCI_DEVFN(PCI_SLOT(pdev->devfn), 5),
175 REG_TDP_RUNNING_AVERAGE, val);
176}
177
Andreas Herrmann5f0ecb92012-09-23 20:27:32 +0200178#ifdef CONFIG_PM
179static int fam15h_power_resume(struct pci_dev *pdev)
180{
181 tweak_runavg_range(pdev);
182 return 0;
183}
184#else
185#define fam15h_power_resume NULL
186#endif
187
Bill Pemberton6c931ae2012-11-19 13:22:35 -0500188static void fam15h_power_init_data(struct pci_dev *f4,
Andreas Herrmann512d1022011-05-25 20:43:31 +0200189 struct fam15h_power_data *data)
190{
191 u32 val;
192 u64 tmp;
193
194 pci_read_config_dword(f4, REG_PROCESSOR_TDP, &val);
195 data->base_tdp = val >> 16;
196 tmp = val & 0xffff;
197
198 pci_bus_read_config_dword(f4->bus, PCI_DEVFN(PCI_SLOT(f4->devfn), 5),
199 REG_TDP_LIMIT3, &val);
200
201 data->tdp_to_watts = ((val & 0x3ff) << 6) | ((val >> 10) & 0x3f);
202 tmp *= data->tdp_to_watts;
203
204 /* result not allowed to be >= 256W */
205 if ((tmp >> 16) >= 256)
Guenter Roeckb55f3752013-01-10 10:01:24 -0800206 dev_warn(&f4->dev,
207 "Bogus value for ProcessorPwrWatts (processor_pwr_watts>=%u)\n",
Andreas Herrmann512d1022011-05-25 20:43:31 +0200208 (unsigned int) (tmp >> 16));
209
210 /* convert to microWatt */
211 data->processor_pwr_watts = (tmp * 15625) >> 10;
212}
213
Bill Pemberton6c931ae2012-11-19 13:22:35 -0500214static int fam15h_power_probe(struct pci_dev *pdev,
Andreas Herrmann512d1022011-05-25 20:43:31 +0200215 const struct pci_device_id *id)
216{
217 struct fam15h_power_data *data;
Guenter Roeck87432a22012-06-02 09:58:06 -0700218 struct device *dev = &pdev->dev;
Axel Lin562dc972014-06-19 23:29:11 +0800219 struct device *hwmon_dev;
Andreas Herrmann512d1022011-05-25 20:43:31 +0200220
Andre Przywara00250ec2012-04-09 18:16:34 -0400221 /*
222 * though we ignore every other northbridge, we still have to
223 * do the tweaking on _each_ node in MCM processors as the counters
224 * are working hand-in-hand
225 */
226 tweak_runavg_range(pdev);
227
Huang Ruid83e92b2015-08-27 16:07:33 +0800228 if (!should_load_on_this_node(pdev))
Guenter Roeck87432a22012-06-02 09:58:06 -0700229 return -ENODEV;
Andreas Herrmann512d1022011-05-25 20:43:31 +0200230
Guenter Roeck87432a22012-06-02 09:58:06 -0700231 data = devm_kzalloc(dev, sizeof(struct fam15h_power_data), GFP_KERNEL);
232 if (!data)
233 return -ENOMEM;
234
Andreas Herrmann512d1022011-05-25 20:43:31 +0200235 fam15h_power_init_data(pdev, data);
Axel Lin562dc972014-06-19 23:29:11 +0800236 data->pdev = pdev;
Andreas Herrmann512d1022011-05-25 20:43:31 +0200237
Axel Lin562dc972014-06-19 23:29:11 +0800238 hwmon_dev = devm_hwmon_device_register_with_groups(dev, "fam15h_power",
239 data,
240 fam15h_power_groups);
241 return PTR_ERR_OR_ZERO(hwmon_dev);
Andreas Herrmann512d1022011-05-25 20:43:31 +0200242}
243
Jingoo Hancd9bb052013-12-03 07:10:29 +0000244static const struct pci_device_id fam15h_power_id_table[] = {
Andreas Herrmann512d1022011-05-25 20:43:31 +0200245 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_15H_NB_F4) },
Aravind Gopalakrishnan0a0039a2014-09-16 14:58:16 -0500246 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_15H_M30H_NB_F4) },
Huang Rui5dc08722015-08-27 16:07:32 +0800247 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_15H_M60H_NB_F4) },
Boris Ostrovsky22e32f42012-12-05 06:12:42 -0500248 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_16H_NB_F4) },
Aravind Gopalakrishnan0bd52942014-11-04 11:49:02 -0600249 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_16H_M30H_NB_F4) },
Andreas Herrmann512d1022011-05-25 20:43:31 +0200250 {}
251};
252MODULE_DEVICE_TABLE(pci, fam15h_power_id_table);
253
254static struct pci_driver fam15h_power_driver = {
255 .name = "fam15h_power",
256 .id_table = fam15h_power_id_table,
257 .probe = fam15h_power_probe,
Andreas Herrmann5f0ecb92012-09-23 20:27:32 +0200258 .resume = fam15h_power_resume,
Andreas Herrmann512d1022011-05-25 20:43:31 +0200259};
260
Axel Linf71f5a52012-04-02 21:25:46 -0400261module_pci_driver(fam15h_power_driver);