blob: 0b232c84f674d950f456fc3810799697fd6d615e [file] [log] [blame]
Linus Walleijaa958f52009-09-22 16:46:24 -07001/*
2 * Copyright (C) 2007-2009 ST-Ericsson AB
3 * License terms: GNU General Public License (GPL) version 2
4 * Real Time Clock interface for ST-Ericsson AB COH 901 331 RTC.
5 * Author: Linus Walleij <linus.walleij@stericsson.com>
6 * Based on rtc-pl031.c by Deepak Saxena <dsaxena@plexity.net>
7 * Copyright 2006 (c) MontaVista Software, Inc.
8 */
9#include <linux/init.h>
10#include <linux/module.h>
Randy Dunlapac316722018-06-19 22:47:28 -070011#include <linux/mod_devicetable.h>
Linus Walleijaa958f52009-09-22 16:46:24 -070012#include <linux/rtc.h>
13#include <linux/clk.h>
14#include <linux/interrupt.h>
15#include <linux/pm.h>
16#include <linux/platform_device.h>
17#include <linux/io.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090018#include <linux/slab.h>
Linus Walleijaa958f52009-09-22 16:46:24 -070019
20/*
21 * Registers in the COH 901 331
22 */
23/* Alarm value 32bit (R/W) */
24#define COH901331_ALARM 0x00U
25/* Used to set current time 32bit (R/W) */
26#define COH901331_SET_TIME 0x04U
27/* Indication if current time is valid 32bit (R/-) */
28#define COH901331_VALID 0x08U
29/* Read the current time 32bit (R/-) */
30#define COH901331_CUR_TIME 0x0cU
31/* Event register for the "alarm" interrupt */
32#define COH901331_IRQ_EVENT 0x10U
33/* Mask register for the "alarm" interrupt */
34#define COH901331_IRQ_MASK 0x14U
35/* Force register for the "alarm" interrupt */
36#define COH901331_IRQ_FORCE 0x18U
37
38/*
39 * Reference to RTC block clock
40 * Notice that the frequent clk_enable()/clk_disable() on this
41 * clock is mainly to be able to turn on/off other clocks in the
42 * hierarchy as needed, the RTC clock is always on anyway.
43 */
44struct coh901331_port {
45 struct rtc_device *rtc;
46 struct clk *clk;
Linus Walleijaa958f52009-09-22 16:46:24 -070047 void __iomem *virtbase;
48 int irq;
Jingoo Han62068e22013-04-29 16:21:00 -070049#ifdef CONFIG_PM_SLEEP
Linus Walleijaa958f52009-09-22 16:46:24 -070050 u32 irqmaskstore;
51#endif
52};
53
54static irqreturn_t coh901331_interrupt(int irq, void *data)
55{
56 struct coh901331_port *rtap = data;
57
58 clk_enable(rtap->clk);
59 /* Ack IRQ */
60 writel(1, rtap->virtbase + COH901331_IRQ_EVENT);
Linus Walleij378ce742009-11-14 01:03:24 +010061 /*
62 * Disable the interrupt. This is necessary because
63 * the RTC lives on a lower-clocked line and will
64 * not release the IRQ line until after a few (slower)
65 * clock cycles. The interrupt will be re-enabled when
66 * a new alarm is set anyway.
67 */
68 writel(0, rtap->virtbase + COH901331_IRQ_MASK);
Linus Walleijaa958f52009-09-22 16:46:24 -070069 clk_disable(rtap->clk);
Linus Walleij378ce742009-11-14 01:03:24 +010070
Linus Walleijaa958f52009-09-22 16:46:24 -070071 /* Set alarm flag */
72 rtc_update_irq(rtap->rtc, 1, RTC_AF);
73
74 return IRQ_HANDLED;
75}
76
77static int coh901331_read_time(struct device *dev, struct rtc_time *tm)
78{
79 struct coh901331_port *rtap = dev_get_drvdata(dev);
80
81 clk_enable(rtap->clk);
82 /* Check if the time is valid */
83 if (readl(rtap->virtbase + COH901331_VALID)) {
84 rtc_time_to_tm(readl(rtap->virtbase + COH901331_CUR_TIME), tm);
85 clk_disable(rtap->clk);
Alexandre Belloniab626702018-02-19 16:23:55 +010086 return 0;
Linus Walleijaa958f52009-09-22 16:46:24 -070087 }
88 clk_disable(rtap->clk);
89 return -EINVAL;
90}
91
92static int coh901331_set_mmss(struct device *dev, unsigned long secs)
93{
94 struct coh901331_port *rtap = dev_get_drvdata(dev);
95
96 clk_enable(rtap->clk);
97 writel(secs, rtap->virtbase + COH901331_SET_TIME);
98 clk_disable(rtap->clk);
99
100 return 0;
101}
102
103static int coh901331_read_alarm(struct device *dev, struct rtc_wkalrm *alarm)
104{
105 struct coh901331_port *rtap = dev_get_drvdata(dev);
106
107 clk_enable(rtap->clk);
108 rtc_time_to_tm(readl(rtap->virtbase + COH901331_ALARM), &alarm->time);
109 alarm->pending = readl(rtap->virtbase + COH901331_IRQ_EVENT) & 1U;
110 alarm->enabled = readl(rtap->virtbase + COH901331_IRQ_MASK) & 1U;
111 clk_disable(rtap->clk);
112
113 return 0;
114}
115
116static int coh901331_set_alarm(struct device *dev, struct rtc_wkalrm *alarm)
117{
118 struct coh901331_port *rtap = dev_get_drvdata(dev);
119 unsigned long time;
120
121 rtc_tm_to_time(&alarm->time, &time);
122 clk_enable(rtap->clk);
123 writel(time, rtap->virtbase + COH901331_ALARM);
124 writel(alarm->enabled, rtap->virtbase + COH901331_IRQ_MASK);
125 clk_disable(rtap->clk);
126
127 return 0;
128}
129
130static int coh901331_alarm_irq_enable(struct device *dev, unsigned int enabled)
131{
132 struct coh901331_port *rtap = dev_get_drvdata(dev);
133
134 clk_enable(rtap->clk);
135 if (enabled)
136 writel(1, rtap->virtbase + COH901331_IRQ_MASK);
137 else
138 writel(0, rtap->virtbase + COH901331_IRQ_MASK);
139 clk_disable(rtap->clk);
Linus Walleij378ce742009-11-14 01:03:24 +0100140
141 return 0;
Linus Walleijaa958f52009-09-22 16:46:24 -0700142}
143
Julia Lawall34c7b3a2016-08-31 10:05:25 +0200144static const struct rtc_class_ops coh901331_ops = {
Linus Walleijaa958f52009-09-22 16:46:24 -0700145 .read_time = coh901331_read_time,
146 .set_mmss = coh901331_set_mmss,
147 .read_alarm = coh901331_read_alarm,
148 .set_alarm = coh901331_set_alarm,
149 .alarm_irq_enable = coh901331_alarm_irq_enable,
150};
151
152static int __exit coh901331_remove(struct platform_device *pdev)
153{
Jingoo Han3a028932013-07-03 15:07:12 -0700154 struct coh901331_port *rtap = platform_get_drvdata(pdev);
Linus Walleijaa958f52009-09-22 16:46:24 -0700155
Jingoo Han7fcbf5f2013-07-03 15:06:16 -0700156 if (rtap)
Linus Walleij8384dfe2012-07-30 14:41:31 -0700157 clk_unprepare(rtap->clk);
Linus Walleijaa958f52009-09-22 16:46:24 -0700158
159 return 0;
160}
161
162
163static int __init coh901331_probe(struct platform_device *pdev)
164{
165 int ret;
166 struct coh901331_port *rtap;
167 struct resource *res;
168
Linus Walleij36ac1d242012-07-30 14:41:32 -0700169 rtap = devm_kzalloc(&pdev->dev,
170 sizeof(struct coh901331_port), GFP_KERNEL);
Linus Walleijaa958f52009-09-22 16:46:24 -0700171 if (!rtap)
172 return -ENOMEM;
173
174 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
Jingoo Handaaf90f2014-04-03 14:49:47 -0700175 rtap->virtbase = devm_ioremap_resource(&pdev->dev, res);
176 if (IS_ERR(rtap->virtbase))
177 return PTR_ERR(rtap->virtbase);
Linus Walleijaa958f52009-09-22 16:46:24 -0700178
179 rtap->irq = platform_get_irq(pdev, 0);
Linus Walleij36ac1d242012-07-30 14:41:32 -0700180 if (devm_request_irq(&pdev->dev, rtap->irq, coh901331_interrupt, 0,
181 "RTC COH 901 331 Alarm", rtap))
182 return -EIO;
Linus Walleijaa958f52009-09-22 16:46:24 -0700183
Jingoo Han3b759d72013-02-21 16:45:38 -0800184 rtap->clk = devm_clk_get(&pdev->dev, NULL);
Linus Walleijaa958f52009-09-22 16:46:24 -0700185 if (IS_ERR(rtap->clk)) {
186 ret = PTR_ERR(rtap->clk);
187 dev_err(&pdev->dev, "could not get clock\n");
Linus Walleij36ac1d242012-07-30 14:41:32 -0700188 return ret;
Linus Walleijaa958f52009-09-22 16:46:24 -0700189 }
190
191 /* We enable/disable the clock only to assure it works */
Linus Walleij8384dfe2012-07-30 14:41:31 -0700192 ret = clk_prepare_enable(rtap->clk);
Linus Walleijaa958f52009-09-22 16:46:24 -0700193 if (ret) {
194 dev_err(&pdev->dev, "could not enable clock\n");
Jingoo Han3b759d72013-02-21 16:45:38 -0800195 return ret;
Linus Walleijaa958f52009-09-22 16:46:24 -0700196 }
197 clk_disable(rtap->clk);
198
Linus Walleij9cf3b5f2011-04-17 20:32:19 +0200199 platform_set_drvdata(pdev, rtap);
Jingoo Han94b60db2013-04-29 16:18:56 -0700200 rtap->rtc = devm_rtc_device_register(&pdev->dev, "coh901331",
201 &coh901331_ops, THIS_MODULE);
Linus Walleijaa958f52009-09-22 16:46:24 -0700202 if (IS_ERR(rtap->rtc)) {
203 ret = PTR_ERR(rtap->rtc);
204 goto out_no_rtc;
205 }
206
Linus Walleijaa958f52009-09-22 16:46:24 -0700207 return 0;
208
209 out_no_rtc:
Linus Walleij8384dfe2012-07-30 14:41:31 -0700210 clk_unprepare(rtap->clk);
Linus Walleijaa958f52009-09-22 16:46:24 -0700211 return ret;
212}
213
Jingoo Han62068e22013-04-29 16:21:00 -0700214#ifdef CONFIG_PM_SLEEP
215static int coh901331_suspend(struct device *dev)
Linus Walleijaa958f52009-09-22 16:46:24 -0700216{
Jingoo Han62068e22013-04-29 16:21:00 -0700217 struct coh901331_port *rtap = dev_get_drvdata(dev);
Linus Walleijaa958f52009-09-22 16:46:24 -0700218
219 /*
220 * If this RTC alarm will be used for waking the system up,
221 * don't disable it of course. Else we just disable the alarm
222 * and await suspension.
223 */
Jingoo Han62068e22013-04-29 16:21:00 -0700224 if (device_may_wakeup(dev)) {
Linus Walleijaa958f52009-09-22 16:46:24 -0700225 enable_irq_wake(rtap->irq);
226 } else {
227 clk_enable(rtap->clk);
228 rtap->irqmaskstore = readl(rtap->virtbase + COH901331_IRQ_MASK);
229 writel(0, rtap->virtbase + COH901331_IRQ_MASK);
230 clk_disable(rtap->clk);
231 }
Linus Walleij8384dfe2012-07-30 14:41:31 -0700232 clk_unprepare(rtap->clk);
Linus Walleijaa958f52009-09-22 16:46:24 -0700233 return 0;
234}
235
Jingoo Han62068e22013-04-29 16:21:00 -0700236static int coh901331_resume(struct device *dev)
Linus Walleijaa958f52009-09-22 16:46:24 -0700237{
Kangjie Lu5910fa02018-12-25 20:43:33 -0600238 int ret;
Jingoo Han62068e22013-04-29 16:21:00 -0700239 struct coh901331_port *rtap = dev_get_drvdata(dev);
Linus Walleijaa958f52009-09-22 16:46:24 -0700240
Kangjie Lu5910fa02018-12-25 20:43:33 -0600241 ret = clk_prepare(rtap->clk);
242 if (ret)
243 return ret;
244
Jingoo Han62068e22013-04-29 16:21:00 -0700245 if (device_may_wakeup(dev)) {
Linus Walleijaa958f52009-09-22 16:46:24 -0700246 disable_irq_wake(rtap->irq);
James Hogan5a98c042010-03-05 13:44:31 -0800247 } else {
Linus Walleijaa958f52009-09-22 16:46:24 -0700248 clk_enable(rtap->clk);
249 writel(rtap->irqmaskstore, rtap->virtbase + COH901331_IRQ_MASK);
250 clk_disable(rtap->clk);
James Hogan5a98c042010-03-05 13:44:31 -0800251 }
Linus Walleijaa958f52009-09-22 16:46:24 -0700252 return 0;
253}
Linus Walleijaa958f52009-09-22 16:46:24 -0700254#endif
255
Jingoo Han62068e22013-04-29 16:21:00 -0700256static SIMPLE_DEV_PM_OPS(coh901331_pm_ops, coh901331_suspend, coh901331_resume);
257
Linus Walleijaa958f52009-09-22 16:46:24 -0700258static void coh901331_shutdown(struct platform_device *pdev)
259{
Jingoo Han3a028932013-07-03 15:07:12 -0700260 struct coh901331_port *rtap = platform_get_drvdata(pdev);
Linus Walleijaa958f52009-09-22 16:46:24 -0700261
262 clk_enable(rtap->clk);
263 writel(0, rtap->virtbase + COH901331_IRQ_MASK);
Julia Lawall828296d2012-10-04 17:14:07 -0700264 clk_disable_unprepare(rtap->clk);
Linus Walleijaa958f52009-09-22 16:46:24 -0700265}
266
Linus Walleija16b6c62013-04-19 13:03:13 +0200267static const struct of_device_id coh901331_dt_match[] = {
268 { .compatible = "stericsson,coh901331" },
269 {},
270};
Javier Martinez Canillas73798d52015-08-27 13:52:02 +0200271MODULE_DEVICE_TABLE(of, coh901331_dt_match);
Linus Walleija16b6c62013-04-19 13:03:13 +0200272
Linus Walleijaa958f52009-09-22 16:46:24 -0700273static struct platform_driver coh901331_driver = {
274 .driver = {
275 .name = "rtc-coh901331",
Jingoo Han62068e22013-04-29 16:21:00 -0700276 .pm = &coh901331_pm_ops,
Linus Walleija16b6c62013-04-19 13:03:13 +0200277 .of_match_table = coh901331_dt_match,
Linus Walleijaa958f52009-09-22 16:46:24 -0700278 },
279 .remove = __exit_p(coh901331_remove),
Linus Walleijaa958f52009-09-22 16:46:24 -0700280 .shutdown = coh901331_shutdown,
281};
282
Jingoo Han4fdf7a92013-04-29 16:18:37 -0700283module_platform_driver_probe(coh901331_driver, coh901331_probe);
Linus Walleijaa958f52009-09-22 16:46:24 -0700284
285MODULE_AUTHOR("Linus Walleij <linus.walleij@stericsson.com>");
286MODULE_DESCRIPTION("ST-Ericsson AB COH 901 331 RTC Driver");
287MODULE_LICENSE("GPL");