tree 53cde1e532dcb02c56d90e8bdc4f101779bd28f8
parent 474a53d6454fe3bc3dadabf77dca36896608e6a0
author Todor Tomov <todor.tomov@linaro.org> 1502199017 -0400
committer Mauro Carvalho Chehab <mchehab@s-opensource.com> 1503775866 -0400

media: camss: Use optimal clock frequency rates

Use standard V4L2 control to get pixel clock rate from a sensor
linked in the media controller pipeline. Then calculate clock
rates on CSIPHY, CSID and VFE to use the lowest possible.

If the currnet pixel clock rate of the sensor cannot be read then
use the highest possible. This case covers also the CSID test
generator usage.

If VFE is already powered on by another pipeline, check that the
current VFE clock rate is high enough for the new pipeline.
If not return busy error code as VFE clock rate cannot be changed
while VFE is running.

Signed-off-by: Todor Tomov <todor.tomov@linaro.org>
Signed-off-by: Hans Verkuil <hans.verkuil@cisco.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab@s-opensource.com>