commit | a305597850c96e2f2d349533cf3b514fa4b7b9f8 | [log] [tgz] |
---|---|---|
author | Christophe Leroy <christophe.leroy@csgroup.eu> | Fri Mar 12 12:50:43 2021 +0000 |
committer | Michael Ellerman <mpe@ellerman.id.au> | Mon Mar 29 13:22:10 2021 +1100 |
tree | bf7a230c5e9b29c54a5f1fbc8935b63a1d0628c4 | |
parent | acc142b6230eb2d9cec9b9e3baac1bc074df8ba3 [diff] |
powerpc/32: Refactor saving of volatile registers in exception prologs Exception prologs all do the same at the end: - Save trapno in stack - Mark stack with exception marker - Save r0 - Save r3 to r8 Refactor that into a COMMON_EXCEPTION_PROLOG_END macro. At the same time use r1 instead of r11. Signed-off-by: Christophe Leroy <christophe.leroy@csgroup.eu> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://lore.kernel.org/r/e1c45d2e895e0693c42d2a6840df1105a148efea.1615552867.git.christophe.leroy@csgroup.eu