1. d2912cb treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 by Thomas Gleixner · 6 years ago
  2. ee249cb clk: zte: pd_bit is not 0 on zx296718 by Shawn Guo · 8 years ago
  3. edc6da2 clk: zte: add audio clocks for zx296718 by Jun Nie · 8 years ago
  4. 8d9a086 clk: zx: reform pll config info to ease code extension by Jun Nie · 8 years ago
  5. 4599dd2 clk: zx: Add audio div clock method for zx296702 by Jun Nie · 9 years ago