Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / kernel / shift / mainline / 2f42e05b942fe2fbfb9bbc6e34e1dd8c3ce4f3a4 / drivers / clk / zynq / clkc.c
  1. dc1a8bc treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 401 by Thomas Gleixner · 6 years ago
  2. 5834fd7 clk: core: replace clk_{readl,writel} with {readl,writel} by Jonas Gorski · 6 years ago
  3. e665f02 clk: Convert to using %pOFn instead of device_node.name by Rob Herring · 6 years ago
  4. 0b4d613 clk: zynq: Remove CLK_IS_ROOT by Stephen Boyd · 9 years ago
  5. 5402494 clk: zynq: Include clk.h by Stephen Boyd · 10 years ago
  6. 4a1caed clk: make several parent names const by Uwe Kleine-König · 10 years ago
  7. 692d832 clk: don't use __initconst for non-const arrays by Uwe Kleine-König · 10 years ago
  8. 3dccfec clk: zynq: Force CPU_2X clock to be ungated by Soren Brinkmann · 10 years ago
  9. 8eaf503 clk: zynq: Move const initdata into correct code section by Soren Brinkmann · 10 years ago
  10. 034cc6e clk: zynq: Remove pointless return at end of void function by Soren Brinkmann · 10 years ago
  11. 9268beb clk: zynq: Leave debug clocks in bootup state by Soren Brinkmann · 11 years ago
  12. 19bc2ee Merge tag 'clk-for-linus-3.15' of git://git.linaro.org/people/mike.turquette/linux by Linus Torvalds · 11 years ago
  13. 4a32c74 ARM: zynq: Move of_clk_init from clock driver by Michal Simek · 11 years ago
  14. 2c97ec5 clk: zynq: Use clk_readl/clk_writel helper function by Michal Simek · 11 years ago
  15. b0504e3 ARM: zynq: Map I/O memory on clkc init by Michal Simek · 11 years ago
  16. ba52f8a clk/zynq/clkc: Add 'fclk-enable' feature by Soren Brinkmann · 11 years ago
  17. f8fe36f clk/zynq: Fix possible memory leak by Felipe Pena · 11 years ago
  18. bef4a0a Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linux by Linus Torvalds · 11 years ago
  19. 819c1de clk: add CLK_SET_RATE_NO_REPARENT flag by James Hogan · 11 years ago
  20. 765b7d4 clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxes by Soren Brinkmann · 12 years ago
  21. 252957c clk/zynq/clkc: Add dedicated spinlock for the SWDT by Soren Brinkmann · 12 years ago
  22. 0ee52b1 clk: zynq: Add clock controller driver by Soren Brinkmann · 12 years ago