blob: ee4fb1a9cb7207b226fdffc24f4e4016fafc7618 [file] [log] [blame]
Kukjin Kimd11135c2011-02-14 14:59:52 +09001/* linux/arch/arm/mach-exynos4/mach-smdkv310.c
Changhwan Younb1d69cc2010-07-16 12:18:36 +09002 *
Kukjin Kimd11135c2011-02-14 14:59:52 +09003 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com
Changhwan Younb1d69cc2010-07-16 12:18:36 +09005 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9*/
10
11#include <linux/serial_core.h>
Kukjin Kim42c0d262011-08-18 21:14:28 +090012#include <linux/delay.h>
Hyuk Lee2b111482010-10-06 14:50:20 +090013#include <linux/gpio.h>
Kukjin Kim42c0d262011-08-18 21:14:28 +090014#include <linux/lcd.h>
Hyuk Lee2b111482010-10-06 14:50:20 +090015#include <linux/mmc/host.h>
16#include <linux/platform_device.h>
Daein Mooncbff3eb2010-10-26 12:51:17 +090017#include <linux/smsc911x.h>
18#include <linux/io.h>
Jassi Brar6f5c11c2010-12-21 09:59:05 +090019#include <linux/i2c.h>
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +090020#include <linux/input.h>
Sachin Kamatfae96592012-09-13 15:54:18 +090021#include <linux/pwm.h>
Banajit Goswami8689de72011-07-20 23:45:21 +090022#include <linux/pwm_backlight.h>
Sachin Kamatfb395c32012-05-20 07:46:44 +090023#include <linux/platform_data/s3c-hsotg.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090024
25#include <asm/mach/arch.h>
Marc Zyngier4e44d2c2011-05-30 11:04:53 +010026#include <asm/hardware/gic.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090027#include <asm/mach-types.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090028
Kukjin Kim42c0d262011-08-18 21:14:28 +090029#include <video/platform_lcd.h>
Leela Krishna Amudala5a213a52012-08-08 09:44:49 +090030#include <video/samsung_fimd.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090031#include <plat/regs-serial.h>
Kukjin Kim8cf460a2010-11-15 09:18:57 +090032#include <plat/regs-srom.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090033#include <plat/cpu.h>
Changhwan Youncdff6e62010-09-20 15:25:51 +090034#include <plat/devs.h>
Kukjin Kim42c0d262011-08-18 21:14:28 +090035#include <plat/fb.h>
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +090036#include <plat/keypad.h>
Hyuk Lee2b111482010-10-06 14:50:20 +090037#include <plat/sdhci.h>
Arnd Bergmann436d42c2012-08-24 15:22:12 +020038#include <linux/platform_data/i2c-s3c2410.h>
Banajit Goswami8689de72011-07-20 23:45:21 +090039#include <plat/gpio-cfg.h>
40#include <plat/backlight.h>
Sachin Kamat95727e12011-08-12 18:21:27 +090041#include <plat/mfc.h>
Arnd Bergmann436d42c2012-08-24 15:22:12 +020042#include <linux/platform_data/usb-ehci-s5p.h>
Jingoo Han9830f6a2011-09-28 10:33:25 +090043#include <plat/clock.h>
Sachin Kamatcceb8402012-08-08 13:12:19 +090044#include <plat/hdmi.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090045
46#include <mach/map.h>
Arnd Bergmann436d42c2012-08-24 15:22:12 +020047#include <linux/platform_data/usb-exynos.h>
Changhwan Younb1d69cc2010-07-16 12:18:36 +090048
Sachin Kamatab25a8d2012-05-12 16:34:06 +090049#include <drm/exynos_drm.h>
Kukjin Kimcc511b82011-12-27 08:18:36 +010050#include "common.h"
51
Changhwan Younb1d69cc2010-07-16 12:18:36 +090052/* Following are default values for UCON, ULCON and UFCON UART registers */
53#define SMDKV310_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
54 S3C2410_UCON_RXILEVEL | \
55 S3C2410_UCON_TXIRQMODE | \
56 S3C2410_UCON_RXIRQMODE | \
57 S3C2410_UCON_RXFIFO_TOI | \
58 S3C2443_UCON_RXERR_IRQEN)
59
60#define SMDKV310_ULCON_DEFAULT S3C2410_LCON_CS8
61
62#define SMDKV310_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
63 S5PV210_UFCON_TXTRIG4 | \
64 S5PV210_UFCON_RXTRIG4)
65
66static struct s3c2410_uartcfg smdkv310_uartcfgs[] __initdata = {
67 [0] = {
68 .hwport = 0,
69 .flags = 0,
70 .ucon = SMDKV310_UCON_DEFAULT,
71 .ulcon = SMDKV310_ULCON_DEFAULT,
72 .ufcon = SMDKV310_UFCON_DEFAULT,
73 },
74 [1] = {
75 .hwport = 1,
76 .flags = 0,
77 .ucon = SMDKV310_UCON_DEFAULT,
78 .ulcon = SMDKV310_ULCON_DEFAULT,
79 .ufcon = SMDKV310_UFCON_DEFAULT,
80 },
81 [2] = {
82 .hwport = 2,
83 .flags = 0,
84 .ucon = SMDKV310_UCON_DEFAULT,
85 .ulcon = SMDKV310_ULCON_DEFAULT,
86 .ufcon = SMDKV310_UFCON_DEFAULT,
87 },
88 [3] = {
89 .hwport = 3,
90 .flags = 0,
91 .ucon = SMDKV310_UCON_DEFAULT,
92 .ulcon = SMDKV310_ULCON_DEFAULT,
93 .ufcon = SMDKV310_UFCON_DEFAULT,
94 },
95};
96
Hyuk Lee2b111482010-10-06 14:50:20 +090097static struct s3c_sdhci_platdata smdkv310_hsmmc0_pdata __initdata = {
Thomas Abrahama0d8efe2011-06-16 16:12:35 +090098 .cd_type = S3C_SDHCI_CD_INTERNAL,
Kukjin Kimd11135c2011-02-14 14:59:52 +090099#ifdef CONFIG_EXYNOS4_SDHCI_CH0_8BIT
Hyuk Lee2b111482010-10-06 14:50:20 +0900100 .max_width = 8,
101 .host_caps = MMC_CAP_8_BIT_DATA,
102#endif
103};
104
105static struct s3c_sdhci_platdata smdkv310_hsmmc1_pdata __initdata = {
106 .cd_type = S3C_SDHCI_CD_GPIO,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900107 .ext_cd_gpio = EXYNOS4_GPK0(2),
Hyuk Lee2b111482010-10-06 14:50:20 +0900108 .ext_cd_gpio_invert = 1,
109};
110
111static struct s3c_sdhci_platdata smdkv310_hsmmc2_pdata __initdata = {
Thomas Abrahama0d8efe2011-06-16 16:12:35 +0900112 .cd_type = S3C_SDHCI_CD_INTERNAL,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900113#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
Hyuk Lee2b111482010-10-06 14:50:20 +0900114 .max_width = 8,
115 .host_caps = MMC_CAP_8_BIT_DATA,
116#endif
117};
118
119static struct s3c_sdhci_platdata smdkv310_hsmmc3_pdata __initdata = {
120 .cd_type = S3C_SDHCI_CD_GPIO,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900121 .ext_cd_gpio = EXYNOS4_GPK2(2),
Hyuk Lee2b111482010-10-06 14:50:20 +0900122 .ext_cd_gpio_invert = 1,
123};
124
Kukjin Kim42c0d262011-08-18 21:14:28 +0900125static void lcd_lte480wv_set_power(struct plat_lcd_data *pd,
126 unsigned int power)
127{
128 if (power) {
129#if !defined(CONFIG_BACKLIGHT_PWM)
130 gpio_request_one(EXYNOS4_GPD0(1), GPIOF_OUT_INIT_HIGH, "GPD0");
131 gpio_free(EXYNOS4_GPD0(1));
132#endif
133 /* fire nRESET on power up */
Jingoo Han321655e2011-12-24 11:58:32 +0900134 gpio_request_one(EXYNOS4_GPX0(6), GPIOF_OUT_INIT_HIGH, "GPX0");
Kukjin Kim42c0d262011-08-18 21:14:28 +0900135 mdelay(100);
136
137 gpio_set_value(EXYNOS4_GPX0(6), 0);
138 mdelay(10);
139
140 gpio_set_value(EXYNOS4_GPX0(6), 1);
141 mdelay(10);
142
143 gpio_free(EXYNOS4_GPX0(6));
144 } else {
145#if !defined(CONFIG_BACKLIGHT_PWM)
146 gpio_request_one(EXYNOS4_GPD0(1), GPIOF_OUT_INIT_LOW, "GPD0");
147 gpio_free(EXYNOS4_GPD0(1));
148#endif
149 }
150}
151
152static struct plat_lcd_data smdkv310_lcd_lte480wv_data = {
153 .set_power = lcd_lte480wv_set_power,
154};
155
156static struct platform_device smdkv310_lcd_lte480wv = {
157 .name = "platform-lcd",
158 .dev.parent = &s5p_device_fimd0.dev,
159 .dev.platform_data = &smdkv310_lcd_lte480wv_data,
160};
161
Sachin Kamatab25a8d2012-05-12 16:34:06 +0900162#ifdef CONFIG_DRM_EXYNOS
163static struct exynos_drm_fimd_pdata drm_fimd_pdata = {
164 .panel = {
165 .timing = {
166 .left_margin = 13,
167 .right_margin = 8,
168 .upper_margin = 7,
169 .lower_margin = 5,
170 .hsync_len = 3,
171 .vsync_len = 1,
172 .xres = 800,
173 .yres = 480,
174 },
175 },
176 .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
177 .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
178 .default_win = 0,
179 .bpp = 32,
180};
181#else
Kukjin Kim42c0d262011-08-18 21:14:28 +0900182static struct s3c_fb_pd_win smdkv310_fb_win0 = {
Thomas Abraham79d3c412012-03-24 21:58:48 +0530183 .max_bpp = 32,
184 .default_bpp = 24,
185 .xres = 800,
186 .yres = 480,
187};
188
189static struct fb_videomode smdkv310_lcd_timing = {
190 .left_margin = 13,
191 .right_margin = 8,
192 .upper_margin = 7,
193 .lower_margin = 5,
194 .hsync_len = 3,
195 .vsync_len = 1,
196 .xres = 800,
197 .yres = 480,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900198};
199
200static struct s3c_fb_platdata smdkv310_lcd0_pdata __initdata = {
201 .win[0] = &smdkv310_fb_win0,
Thomas Abraham79d3c412012-03-24 21:58:48 +0530202 .vtiming = &smdkv310_lcd_timing,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900203 .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
204 .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
205 .setup_gpio = exynos4_fimd0_gpio_setup_24bpp,
206};
Sachin Kamatab25a8d2012-05-12 16:34:06 +0900207#endif
Kukjin Kim42c0d262011-08-18 21:14:28 +0900208
Daein Mooncbff3eb2010-10-26 12:51:17 +0900209static struct resource smdkv310_smsc911x_resources[] = {
Tushar Beheraf7f145e2012-05-12 16:12:20 +0900210 [0] = DEFINE_RES_MEM(EXYNOS4_PA_SROM_BANK(1), SZ_64K),
211 [1] = DEFINE_RES_NAMED(IRQ_EINT(5), 1, NULL, IORESOURCE_IRQ \
212 | IRQF_TRIGGER_LOW),
Daein Mooncbff3eb2010-10-26 12:51:17 +0900213};
214
215static struct smsc911x_platform_config smsc9215_config = {
Jeongtae Parkcd0527c2011-03-25 15:48:15 +0900216 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
Daein Mooncbff3eb2010-10-26 12:51:17 +0900217 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
218 .flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
219 .phy_interface = PHY_INTERFACE_MODE_MII,
220 .mac = {0x00, 0x80, 0x00, 0x23, 0x45, 0x67},
221};
222
223static struct platform_device smdkv310_smsc911x = {
224 .name = "smsc911x",
225 .id = -1,
226 .num_resources = ARRAY_SIZE(smdkv310_smsc911x_resources),
227 .resource = smdkv310_smsc911x_resources,
228 .dev = {
229 .platform_data = &smsc9215_config,
230 },
231};
232
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900233static uint32_t smdkv310_keymap[] __initdata = {
234 /* KEY(row, col, keycode) */
235 KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
236 KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
237 KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
238 KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
239};
240
241static struct matrix_keymap_data smdkv310_keymap_data __initdata = {
242 .keymap = smdkv310_keymap,
243 .keymap_size = ARRAY_SIZE(smdkv310_keymap),
244};
245
246static struct samsung_keypad_platdata smdkv310_keypad_data __initdata = {
247 .keymap_data = &smdkv310_keymap_data,
248 .rows = 2,
249 .cols = 8,
250};
251
Jassi Brar6f5c11c2010-12-21 09:59:05 +0900252static struct i2c_board_info i2c_devs1[] __initdata = {
253 {I2C_BOARD_INFO("wm8994", 0x1a),},
254};
255
Jingoo Han9830f6a2011-09-28 10:33:25 +0900256/* USB EHCI */
257static struct s5p_ehci_platdata smdkv310_ehci_pdata;
258
259static void __init smdkv310_ehci_init(void)
260{
261 struct s5p_ehci_platdata *pdata = &smdkv310_ehci_pdata;
262
263 s5p_ehci_set_platdata(pdata);
264}
265
Jingoo Han744f20f2011-12-23 11:20:50 +0900266/* USB OHCI */
267static struct exynos4_ohci_platdata smdkv310_ohci_pdata;
268
269static void __init smdkv310_ohci_init(void)
270{
271 struct exynos4_ohci_platdata *pdata = &smdkv310_ohci_pdata;
272
273 exynos4_ohci_set_platdata(pdata);
274}
275
Sachin Kamatfb395c32012-05-20 07:46:44 +0900276/* USB OTG */
277static struct s3c_hsotg_plat smdkv310_hsotg_pdata;
278
Sachin Kamat1b1ce352012-07-12 17:48:49 +0900279/* Audio device */
280static struct platform_device smdkv310_device_audio = {
281 .name = "smdk-audio",
282 .id = -1,
283};
284
Changhwan Youncdff6e62010-09-20 15:25:51 +0900285static struct platform_device *smdkv310_devices[] __initdata = {
Hyuk Lee2b111482010-10-06 14:50:20 +0900286 &s3c_device_hsmmc0,
287 &s3c_device_hsmmc1,
288 &s3c_device_hsmmc2,
289 &s3c_device_hsmmc3,
Kukjin Kim285dee72010-12-31 10:52:05 +0900290 &s3c_device_i2c1,
Hatim Alic0735c82011-09-27 07:37:18 +0900291 &s5p_device_i2c_hdmiphy,
Changhwan Youncdff6e62010-09-20 15:25:51 +0900292 &s3c_device_rtc,
Sachin Kamatfb395c32012-05-20 07:46:44 +0900293 &s3c_device_usb_hsotg,
Jemings Ko8d75c912010-09-20 15:33:04 +0900294 &s3c_device_wdt,
Jingoo Han9830f6a2011-09-28 10:33:25 +0900295 &s5p_device_ehci,
Sachin Kamat568f0e22011-09-28 11:13:30 +0900296 &s5p_device_fimc0,
297 &s5p_device_fimc1,
298 &s5p_device_fimc2,
299 &s5p_device_fimc3,
Sachin Kamate0d49c72012-01-31 13:28:52 +0900300 &s5p_device_fimc_md,
Sachin Kamatb3421f92012-03-09 06:51:45 -0800301 &s5p_device_g2d,
Sachin Kamat9fbe8c72012-03-09 08:19:21 -0800302 &s5p_device_jpeg,
Sachin Kamatab25a8d2012-05-12 16:34:06 +0900303#ifdef CONFIG_DRM_EXYNOS
304 &exynos_device_drm,
305#endif
Kukjin Kimd11135c2011-02-14 14:59:52 +0900306 &exynos4_device_ac97,
307 &exynos4_device_i2s0,
Jingoo Han744f20f2011-12-23 11:20:50 +0900308 &exynos4_device_ohci,
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900309 &samsung_device_keypad,
Sachin Kamat95727e12011-08-12 18:21:27 +0900310 &s5p_device_mfc,
311 &s5p_device_mfc_l,
312 &s5p_device_mfc_r,
Naveen Krishna Chatradhi2ba707a2011-07-18 15:14:01 +0900313 &exynos4_device_spdif,
Jassi Brarfbcb44d2011-01-18 14:41:43 +0900314 &samsung_asoc_dma,
Sangbeom Kim2839cc12011-07-21 14:12:19 +0900315 &samsung_asoc_idma,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900316 &s5p_device_fimd0,
Sachin Kamat1b1ce352012-07-12 17:48:49 +0900317 &smdkv310_device_audio,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900318 &smdkv310_lcd_lte480wv,
Jassi Brarfbcb44d2011-01-18 14:41:43 +0900319 &smdkv310_smsc911x,
Inderpal Singh0d855f42011-07-04 19:19:36 +0900320 &exynos4_device_ahci,
Hatim Alic0735c82011-09-27 07:37:18 +0900321 &s5p_device_hdmi,
322 &s5p_device_mixer,
Changhwan Youncdff6e62010-09-20 15:25:51 +0900323};
324
Daein Mooncbff3eb2010-10-26 12:51:17 +0900325static void __init smdkv310_smsc911x_init(void)
326{
327 u32 cs1;
328
329 /* configure nCS1 width to 16 bits */
Kukjin Kim8cf460a2010-11-15 09:18:57 +0900330 cs1 = __raw_readl(S5P_SROM_BW) &
331 ~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);
332 cs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |
333 (1 << S5P_SROM_BW__WAITENABLE__SHIFT) |
334 (1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<
335 S5P_SROM_BW__NCS1__SHIFT;
336 __raw_writel(cs1, S5P_SROM_BW);
Daein Mooncbff3eb2010-10-26 12:51:17 +0900337
338 /* set timing for nCS1 suitable for ethernet chip */
Kukjin Kim8cf460a2010-11-15 09:18:57 +0900339 __raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |
340 (0x9 << S5P_SROM_BCX__TACP__SHIFT) |
341 (0xc << S5P_SROM_BCX__TCAH__SHIFT) |
342 (0x1 << S5P_SROM_BCX__TCOH__SHIFT) |
343 (0x6 << S5P_SROM_BCX__TACC__SHIFT) |
344 (0x1 << S5P_SROM_BCX__TCOS__SHIFT) |
345 (0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);
Daein Mooncbff3eb2010-10-26 12:51:17 +0900346}
347
Banajit Goswami8689de72011-07-20 23:45:21 +0900348/* LCD Backlight data */
349static struct samsung_bl_gpio_info smdkv310_bl_gpio_info = {
350 .no = EXYNOS4_GPD0(1),
351 .func = S3C_GPIO_SFN(2),
352};
353
354static struct platform_pwm_backlight_data smdkv310_bl_data = {
355 .pwm_id = 1,
356 .pwm_period_ns = 1000,
357};
358
Sachin Kamatcceb8402012-08-08 13:12:19 +0900359/* I2C module and id for HDMIPHY */
360static struct i2c_board_info hdmiphy_info = {
361 I2C_BOARD_INFO("hdmiphy-exynos4210", 0x38),
362};
363
Sachin Kamatfae96592012-09-13 15:54:18 +0900364static struct pwm_lookup smdkv310_pwm_lookup[] = {
365 PWM_LOOKUP("s3c24xx-pwm.1", 0, "pwm-backlight.0", NULL),
366};
367
Hatim Alic0735c82011-09-27 07:37:18 +0900368static void s5p_tv_setup(void)
369{
370 /* direct HPD to HDMI chip */
371 WARN_ON(gpio_request_one(EXYNOS4_GPX3(7), GPIOF_IN, "hpd-plug"));
372 s3c_gpio_cfgpin(EXYNOS4_GPX3(7), S3C_GPIO_SFN(0x3));
373 s3c_gpio_setpull(EXYNOS4_GPX3(7), S3C_GPIO_PULL_NONE);
Hatim Alic0735c82011-09-27 07:37:18 +0900374}
375
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900376static void __init smdkv310_map_io(void)
377{
Kukjin Kimcc511b82011-12-27 08:18:36 +0100378 exynos_init_io(NULL, 0);
Kukjin Kim2e274372012-07-12 18:03:52 +0900379 s3c24xx_init_clocks(clk_xusbxti.rate);
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900380 s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));
381}
382
Sachin Kamat95727e12011-08-12 18:21:27 +0900383static void __init smdkv310_reserve(void)
384{
385 s5p_mfc_reserve_mem(0x43000000, 8 << 20, 0x51000000, 8 << 20);
386}
387
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900388static void __init smdkv310_machine_init(void)
389{
Jassi Brar6f5c11c2010-12-21 09:59:05 +0900390 s3c_i2c1_set_platdata(NULL);
391 i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
392
Daein Mooncbff3eb2010-10-26 12:51:17 +0900393 smdkv310_smsc911x_init();
394
Hyuk Lee2b111482010-10-06 14:50:20 +0900395 s3c_sdhci0_set_platdata(&smdkv310_hsmmc0_pdata);
396 s3c_sdhci1_set_platdata(&smdkv310_hsmmc1_pdata);
397 s3c_sdhci2_set_platdata(&smdkv310_hsmmc2_pdata);
398 s3c_sdhci3_set_platdata(&smdkv310_hsmmc3_pdata);
399
Hatim Alic0735c82011-09-27 07:37:18 +0900400 s5p_tv_setup();
401 s5p_i2c_hdmiphy_set_platdata(NULL);
Sachin Kamatcceb8402012-08-08 13:12:19 +0900402 s5p_hdmi_set_platdata(&hdmiphy_info, NULL, 0);
Hatim Alic0735c82011-09-27 07:37:18 +0900403
Naveen Krishna Chbe4c33b2011-02-22 17:16:58 +0900404 samsung_keypad_set_platdata(&smdkv310_keypad_data);
405
Banajit Goswami8689de72011-07-20 23:45:21 +0900406 samsung_bl_set(&smdkv310_bl_gpio_info, &smdkv310_bl_data);
Sachin Kamatfae96592012-09-13 15:54:18 +0900407 pwm_add_table(smdkv310_pwm_lookup, ARRAY_SIZE(smdkv310_pwm_lookup));
408
Sachin Kamatab25a8d2012-05-12 16:34:06 +0900409#ifdef CONFIG_DRM_EXYNOS
410 s5p_device_fimd0.dev.platform_data = &drm_fimd_pdata;
411 exynos4_fimd0_gpio_setup_24bpp();
412#else
Kukjin Kim42c0d262011-08-18 21:14:28 +0900413 s5p_fimd0_set_platdata(&smdkv310_lcd0_pdata);
Sachin Kamatab25a8d2012-05-12 16:34:06 +0900414#endif
Banajit Goswami8689de72011-07-20 23:45:21 +0900415
Jingoo Han9830f6a2011-09-28 10:33:25 +0900416 smdkv310_ehci_init();
Jingoo Han744f20f2011-12-23 11:20:50 +0900417 smdkv310_ohci_init();
Sachin Kamatfb395c32012-05-20 07:46:44 +0900418 s3c_hsotg_set_platdata(&smdkv310_hsotg_pdata);
Jingoo Han9830f6a2011-09-28 10:33:25 +0900419
Changhwan Youncdff6e62010-09-20 15:25:51 +0900420 platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900421}
422
423MACHINE_START(SMDKV310, "SMDKV310")
424 /* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
425 /* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
Tushar Behera1abd3282011-09-19 20:09:01 +0900426 .atag_offset = 0x100,
Marc Zyngier06853ae2011-09-08 13:15:22 +0100427 .smp = smp_ops(exynos_smp_ops),
Kukjin Kimd11135c2011-02-14 14:59:52 +0900428 .init_irq = exynos4_init_irq,
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900429 .map_io = smdkv310_map_io,
Marc Zyngier4e44d2c2011-05-30 11:04:53 +0100430 .handle_irq = gic_handle_irq,
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900431 .init_machine = smdkv310_machine_init,
Kukjin Kimd11135c2011-02-14 14:59:52 +0900432 .timer = &exynos4_timer,
Sachin Kamat95727e12011-08-12 18:21:27 +0900433 .reserve = &smdkv310_reserve,
Russell King9eb48592012-01-03 11:56:53 +0100434 .restart = exynos4_restart,
Changhwan Younb1d69cc2010-07-16 12:18:36 +0900435MACHINE_END
Kukjin Kim42c0d262011-08-18 21:14:28 +0900436
437MACHINE_START(SMDKC210, "SMDKC210")
438 /* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
Tushar Behera1abd3282011-09-19 20:09:01 +0900439 .atag_offset = 0x100,
Marc Zyngier06853ae2011-09-08 13:15:22 +0100440 .smp = smp_ops(exynos_smp_ops),
Kukjin Kim42c0d262011-08-18 21:14:28 +0900441 .init_irq = exynos4_init_irq,
442 .map_io = smdkv310_map_io,
Marc Zyngier4e44d2c2011-05-30 11:04:53 +0100443 .handle_irq = gic_handle_irq,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900444 .init_machine = smdkv310_machine_init,
Shawn Guobb13fab2012-04-26 10:35:40 +0800445 .init_late = exynos_init_late,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900446 .timer = &exynos4_timer,
Sachin Kamat1034b9f2012-07-19 14:43:24 +0900447 .reserve = &smdkv310_reserve,
Russell King9eb48592012-01-03 11:56:53 +0100448 .restart = exynos4_restart,
Kukjin Kim42c0d262011-08-18 21:14:28 +0900449MACHINE_END