1. a11c319 drm/nv50: import new vm code by Ben Skeggs · 14 years ago
  2. d908175 drm/nouveau: make fifo.create_context() responsible for mapping control regs by Ben Skeggs · 14 years ago
  3. 5178d40 drm/nouveau: move PFIFO ISR into nv04_fifo.c by Ben Skeggs · 14 years ago
  4. 3945e47 drm/nouveau: Refactor context destruction to avoid a lock ordering issue. by Francisco Jerez · 14 years ago
  5. cff5c13 drm/nouveau: add more fine-grained locking to channel list + structures by Ben Skeggs · 14 years ago
  6. 56ac747 drm/nv50: implement possible workaround for NV86 PGRAPH TLB flush hang by Ben Skeggs · 14 years ago
  7. e05c5a3 drm/nouveau: tidy ram{ht,fc,ro} a bit by Ben Skeggs · 14 years ago
  8. a8eaebc drm/nouveau: remove nouveau_gpuobj_ref completely, replace with sanity by Ben Skeggs · 14 years ago
  9. de3a6c0 drm/nouveau: rebase per-channel pramin heap offsets to 0 by Ben Skeggs · 14 years ago
  10. b3beb16 drm/nouveau: modify object accessors, offset in bytes rather than dwords by Ben Skeggs · 14 years ago
  11. ca6adb8 drm/nv50: fix RAMHT size by Ben Skeggs · 15 years ago
  12. ac94a34 drm/nv50: cleanup nv50_fifo.c by Ben Skeggs · 15 years ago
  13. f56cb86 drm/nouveau: add instmem flush() hook by Ben Skeggs · 15 years ago
  14. 9a391ad drm/nv50: switch to indirect push buffer controls by Ben Skeggs · 15 years ago
  15. ff9e527 drm/nouveau: protect channel create/destroy and irq handler with a spinlock by Maarten Maathuis · 15 years ago
  16. a87ff62 drm/nv50: delete ramfc object after disabling fifo, not before by Maarten Maathuis · 15 years ago
  17. 134f248 drm/nv50: fix alignment of per-channel fifo cache by Ben Skeggs · 15 years ago
  18. 7fb8ec8 drm/nv50: restore correct cache1 get/put address on fifoctx load by Ben Skeggs · 15 years ago
  19. 3c8868d drm/nv50: fix two potential suspend/resume oopses by Ben Skeggs · 15 years ago
  20. 6ee7386 drm/nouveau: Add DRM driver for NVIDIA GPUs by Ben Skeggs · 15 years ago