Gitiles
Code Review
Sign In
review.shift-gmbh.com
/
SHIFTPHONES
/
kernel
/
common
/
3b8d8d91d51c7d15cda51052624169edf7b6dbc6
/
drivers
/
gpu
/
drm
3b8d8d9
drm/i915: dynamic render p-state support for Sandy Bridge
by Jesse Barnes
· 14 years ago
9c3d2f7
drm/i915: Enable EI mode for RCx decision making on Sandybridge
by Chris Wilson
· 14 years ago
6714afb
drm/i915/sdvo: Border and stall select became test bits in gen5
by Chris Wilson
· 14 years ago
49b14a5
drm/i915: Add Guess-o-matic for pageflip timestamping.
by Mario Kleiner
· 14 years ago
0af7e4d
drm/i915: Add support for precise vblank timestamping (v2)
by Mario Kleiner
· 14 years ago
d8c58fa
Merge remote branch 'airlied/drm-core-next' into drm-intel-next
by Chris Wilson
· 14 years ago
b08ebe7e
drm/radeon/kms: properly print ontario chip id
by Alex Deucher
· 14 years ago
b4183e3
drm/radeon/kms: fix vram start calculation on ontario (v2)
by Alex Deucher
· 14 years ago
ca9693a
Merge remote branch 'nouveau/drm-nouveau-next' of ../drm-nouveau-next into drm-core-next
by Dave Airlie
· 14 years ago
b921bae
drm/ttm: delay freeing of old node during move_memcpy until after iounmap
by Ben Skeggs
· 14 years ago
99ee7fa
drm/radeon: add initial tracepoint support.
by Dave Airlie
· 14 years ago
c45aada
drm/nv50: fix a couple of vm init issues
by Francisco Jerez
· 14 years ago
9c04f01
drm/i915: Add frame buffer compression on Sandybridge
by Yuanhan Liu
· 14 years ago
1398261
drm/i915: Add self-refresh support on Sandybridge
by Yuanhan Liu
· 14 years ago
b7f1de2
drm/i915: Wait for vblank before unpinning old fb
by Chris Wilson
· 14 years ago
c6df541
Revert "drm/i915: Avoid using PIPE_CONTROL on Ironlake"
by Chris Wilson
· 14 years ago
1b894b5
drm/i915: Pass clock limits down to PLL matcher
by Chris Wilson
· 14 years ago
b5ba177
drm/i915: Poll for seqno completion if IRQ is disabled
by Chris Wilson
· 14 years ago
b13c2b9
drm/i915/ringbuffer: Make IRQ refcnting atomic
by Chris Wilson
· 14 years ago
8d5203c
Merge branch 'drm-intel-fixes' into drm-intel-next
by Chris Wilson
· 14 years ago
63abf3e
drm/i915/sdvo: Only use the SDVO pin if it is in the valid range
by Chris Wilson
· 14 years ago
8fd2685
drm/i915: Enable RC6 autodownclocking on Sandybridge
by Chris Wilson
· 14 years ago
eb43f4a
drm/i915: Terminate the FORCE WAKE after we have finished reading
by Chris Wilson
· 14 years ago
a8e9312
drm/i915/gtt: Clear the cachelines upon resume
by Chris Wilson
· 14 years ago
d1c3b17
drm/i915: Restore GTT mapping first upon resume
by Chris Wilson
· 14 years ago
4a19d02
drm/i915: driver.suspend and .resume are always set
by Chris Wilson
· 14 years ago
b8f7ab1
drm/i915: Mark the user reloc error paths as unlikely
by Chris Wilson
· 14 years ago
67731b8
drm/i915: Eliminate drm_gem_object_lookup during relocation
by Chris Wilson
· 14 years ago
ff7ea4c
drm/i915: Re-arm the idle timers if the device is still busy
by Chris Wilson
· 14 years ago
8c0a6bf
drm/i915/ringbuffer: Handle wrapping of the autoreported HEAD
by Chris Wilson
· 14 years ago
8316f33
drm/i915/dp: Fix I2C/EDID handling with active DisplayPort to DVI converter
by David Flynn
· 14 years ago
fd70b6c
drm/nv04-nv40: Fix up PCI(E) GART DMA object bus address calculation.
by Francisco Jerez
· 14 years ago
599bbb9
drm/i915: i915 cannot provide switcher services.
by Dave Airlie
· 14 years ago
60d2a88
drm/nouveau: kick vram functions out into an "engine"
by Ben Skeggs
· 14 years ago
34cf01b
drm/nouveau: allow gpuobj vinst to be a virtual address when necessary
by Ben Skeggs
· 14 years ago
b571fe2
drm/nv50: tidy up PCIEGART implementation
by Ben Skeggs
· 14 years ago
5f6fdca
drm/nv50: enable non-contig vram allocations where requested
by Ben Skeggs
· 14 years ago
bfd83ac
drm/nv50: enable 4KiB pages for small vram allocations
by Ben Skeggs
· 14 years ago
4c136142
drm/nv50: implement global channel address space on new VM code
by Ben Skeggs
· 14 years ago
f869ef8
drm/nv50: implement BAR1/BAR3 management on top of new VM code
by Ben Skeggs
· 14 years ago
a11c319
drm/nv50: import new vm code
by Ben Skeggs
· 14 years ago
573a2a3
drm/nv50: implement custom vram mm
by Ben Skeggs
· 14 years ago
937c347
drm/nouveau: Avoid potential race between nouveau_fence_update() and context takedown.
by Francisco Jerez
· 14 years ago
a8b214f
drm/nouveau: fix use of drm_mm_node in semaphore object
by Ben Skeggs
· 14 years ago
7a45d76
drm/nouveau: wrap calls to ttm_bo_validate()
by Ben Skeggs
· 14 years ago
a0fd9b9
drm/nouveau: no need to zero dma objects, we fill them completely anyway
by Ben Skeggs
· 14 years ago
12fb952
drm/nouveau: introduce a util function to wait on reg != val
by Ben Skeggs
· 14 years ago
ceac309
drm/nouveau: implicitly insert non-DMA objects into RAMHT
by Ben Skeggs
· 14 years ago
d908175
drm/nouveau: make fifo.create_context() responsible for mapping control regs
by Ben Skeggs
· 14 years ago
395a31e
drm/nouveau: Spin for a bit in nouveau_fence_wait() before yielding the CPU.
by Francisco Jerez
· 14 years ago
a3d487e
drm/nouveau: Use WC memory on the AGP GART.
by Francisco Jerez
· 14 years ago
6dccd31
drm/nouveau: Synchronize with the user channel before GPU object destruction.
by Francisco Jerez
· 14 years ago
38cf189
drm/nv04-nv10: Don't re-enable FIFO access multiple times after IRQ dispatch.
by Francisco Jerez
· 14 years ago
ca130c2
drm/nv04-nv40: Give "gpuobj->cinst" the same meaning as on nv50.
by Francisco Jerez
· 14 years ago
8961d52
drm/radeon/kms: fix vram base calculation on rs780/rs880
by Alex Deucher
· 14 years ago
dd7cc55
drm/radeon/kms: fix formatting of vram and gtt info
by Alex Deucher
· 14 years ago
93225b0
drm/radeon/kms: forbid big bo allocation (fdo 31708) v3
by Jerome Glisse
· 14 years ago
541cc96
drm: Don't try and disable an encoder that was never enabled
by Chris Wilson
· 14 years ago
ea5d552
drm: Add missing drm_vblank_put() along queue vblank error path
by Chris Wilson
· 14 years ago
c578027
drm/i915: Disable renderctx powersaving support for Ironlake
by Chris Wilson
· 14 years ago
1a1c697
Merge branch 'drm-intel-fixes' into drm-intel-next
by Chris Wilson
· 14 years ago
1b39d6f
drm/i915/dp: Only apply the workaround if the select is still active
by Chris Wilson
· 14 years ago
7a19487
drm/i915: Emit a request to clear a flushed and idle ring for unbusy bo
by Chris Wilson
· 14 years ago
0be7328
drm/i915: Wait for the bo if a display flip is pipelined on the other ring
by Chris Wilson
· 14 years ago
0ac74c6
drm/i915: Only emit a flush if there is an outstanding gpu write
by Chris Wilson
· 14 years ago
6bda10d
drm/i915: Completely disable fence pipelining.
by Chris Wilson
· 14 years ago
0cdab21
drm/i915: Uncouple render/power ctx before suspending
by Chris Wilson
· 14 years ago
9b3826b
drm/i915: Ignore fenced commands for gpu access on gen4
by Chris Wilson
· 14 years ago
e3c4e5d
drm/i915: caps.has_rc6 is no longer used, remove it.
by Chris Wilson
· 14 years ago
3c8cdf9
drm/i915: Power Context register is only available for gen4 mobiles
by Chris Wilson
· 14 years ago
88f23b8
drm/i915: Avoid using PIPE_CONTROL on Ironlake
by Chris Wilson
· 14 years ago
2a1292f
drm/i915/lvds: Always restore panel-fitter when enabling the LVDS
by Chris Wilson
· 14 years ago
6fd0d56
drm/i915/ringbuffer: Only print an error on the second attempt to reset head
by Chris Wilson
· 14 years ago
160b154
drm/i915/dp: Trivial code tidy
by Chris Wilson
· 14 years ago
5aa7d52
Merge branch 'drm-intel-fixes' into drm-intel-next
by Chris Wilson
· 14 years ago
bbf0c6b
drm/i915: announce to userspace that the bsd ring is coherent
by Daniel Vetter
· 14 years ago
382ab78
Merge branch 'drm-intel-fixes' into drm-intel-next
by Chris Wilson
· 14 years ago
f7746f0
drm/i915: Enable self-refresh for Ironlake
by Chris Wilson
· 14 years ago
1ec14ad
drm/i915: Implement GPU semaphores for inter-ring synchronisation on SNB
by Chris Wilson
· 14 years ago
340479a
drm/i915: Be paranoid and bail on resetting if we can't take the lock.
by Chris Wilson
· 14 years ago
4add75c
drm/i915: Allow LVDS to be on pipe A for Ironlake+
by Chris Wilson
· 14 years ago
f684f5b
drm/i915: Re-enable RC6 for power-savings.
by Chris Wilson
· 14 years ago
c185812
drm/i915: Enable CB tuning of the Display PLL
by Chris Wilson
· 14 years ago
a589b9f
drm/i915: Explain why we need to write DPLL twice
by Chris Wilson
· 14 years ago
17fe698
drm/i915/lvds: Connect the PWM to the LVDS pipe
by Chris Wilson
· 14 years ago
49078f7
drm/i915: Factor in pixel-repeat in FDI M/N calculation
by Chris Wilson
· 14 years ago
22ed111
drm/i915: Death to the unnecessary 64bit divide
by Chris Wilson
· 14 years ago
47f1c6c
drm/i915: Clean conflicting modesetting registers upon init
by Chris Wilson
· 14 years ago
2e5702a
drm/nouveau: fabricate DCB encoder table for iMac G4
by Francisco Jerez
· 14 years ago
7f4a195
drm/nouveau: tidy up and extend dma object creation interfaces
by Ben Skeggs
· 14 years ago
6d6c5a1
drm/nouveau: remove some useless GETPARAMs
by Ben Skeggs
· 14 years ago
2cb3d3b
drm/nv84: fix minor issues in PCRYPT implementation
by Ben Skeggs
· 14 years ago
7b4808b
drm/nouveau: remove dummy page use from PCI(E)GART, use PTE present instead
by Ben Skeggs
· 14 years ago
9fea1bc
drm/nv50: fix 0x100c90 init for NVAF
by Ben Skeggs
· 14 years ago
20f63af
drm/nv50: allocate page for unknown PFB object in nv50_fb.c
by Ben Skeggs
· 14 years ago
e41115d
drm/nouveau: rework gpu-specific instmem interfaces
by Ben Skeggs
· 14 years ago
dc1e5c0
drm/nouveau: simplify gpuobj suspend/resume
by Ben Skeggs
· 14 years ago
fce2bad
drm/nv50: rework PGPIO IRQ handling and hotplug detection
by Ben Skeggs
· 14 years ago
e4cbadc
drm/nv04-nv40: unregister irq handler on destroy
by Ben Skeggs
· 14 years ago
274fec9
drm/nouveau: tidy+move PGRAPH ISRs to their respective *_graph.c files
by Ben Skeggs
· 14 years ago
Next »