commit | 703860ed4e36ded696bd44af6107243fdedfb746 | [log] [tgz] |
---|---|---|
author | Bjorn Helgaas <bhelgaas@google.com> | Wed Apr 17 16:57:56 2013 -0600 |
committer | Bjorn Helgaas <bhelgaas@google.com> | Tue Apr 23 09:50:30 2013 -0600 |
tree | eb5bd366144a03639ac8ae229c571381a1c98e96 | |
parent | 99369065970e9ea7d1ca489341ed29d1a72ec0b5 [diff] |
PCI: Use u8, not int, for PM capability offset The Power Management Capability (PCI_CAP_ID_PM == 0x01) is defined by PCI and must appear in the 256-byte PCI Configuration Space from 0-0xff. It cannot be in the PCIe Extended Configuration space from 0x100-0xfff, so we only need a u8 to hold its offset. Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>