Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / android_build / 9235faa9a4b07ad144ead1c421f44a6da99d1576 / core / combo / arch
  1. dd3a273 Remove armv5te by Dan Willemsen · 7 years ago
  2. 6cdc5d2 Update references to build/core to build/make/core by Colin Cross · 7 years ago
  3. f5af850 Revert "Revert "Build support for 32-bit armv8-a"" by Isaac Chen · 8 years ago
  4. 7de79cb Revert "Build support for 32-bit armv8-a" by Tobias Thierer · 8 years ago
  5. 0daa78e Build support for 32-bit armv8-a by Isaac Chen · 8 years ago
  6. 47b57e6 Allowing pairing mips64r6 with mips32r1 and r2 by Duane Sand · 9 years ago
  7. 056609c Remove unnecessary variables by Dan Willemsen · 9 years ago
  8. 19b7692 Merge "Add a 32-bit x86_64 arch variant" by Dan Willemsen · 9 years ago
  9. 9826900 Do not apply -Wl,--fix-cortex-a8 to Cortex-A9 by Dan Willemsen · 9 years ago
  10. 04aa521 Add a 32-bit x86_64 arch variant by Dan Willemsen · 9 years ago
  11. b044f08 Merge "sandybridge setup: no AES_NI, AVX, MOVBE" by Olof Johansson · 9 years ago
  12. bdfeb3e Mark the cortex-{a7,a53,a53.57} chips as supporting LPAE by Alex Light · 9 years ago
  13. 593eb7b sandybridge setup: no AES_NI, AVX, MOVBE by Olof Johansson · 9 years ago
  14. 9937e7b am 76ec0c4c: Merge "Set mcpu targets based on cpu variant." by Christopher Ferris · 9 years ago
  15. 561b4c1 Set mcpu targets based on cpu variant. by Christopher Ferris · 9 years ago
  16. 91a38d0 am 68787b3d: am bbaeaa58: Merge "Configure synci generation explicitly" by Ying Wang · 10 years ago
  17. b6b20af Add support for cortex-a53 variants when building 64-bit. by Tim Murray · 10 years ago
  18. ab3a5f4 Configure synci generation explicitly by Chris Dearman · 10 years ago
  19. 4da7071 Don't use -Wl,--fix-cortex-a8 for Cortex A7, A9, A15, Krait or Denver by Bernhard Rosenkränzer · 10 years ago
  20. 357778d Update x86_64 minimal ISA instruction set by Mingwei Shi · 10 years ago
  21. 6bbaee0 Rename core/combo/arch/x86/x86-atom.mk to core/combo/arch/x86/atom.mk. by Alexander Ivchenko · 10 years ago
  22. 51e55c1 Revert "Continue to use march=i686 before fix of g++ ICE." by Chih-hung Hsieh · 10 years ago
  23. f70f009 Continue to use march=i686 before fix of g++ ICE. by Chih-Hung Hsieh · 10 years ago
  24. e270873 Specify -mcpu=krait for clang. by Ian Rogers · 10 years ago
  25. c248fa3 Raise x86 arch requirement to prescott. by Chih-Hung Hsieh · 10 years ago
  26. 63e551f Move definition of -D__ARM_FEATURE_LPAE=1 cflag to top-level. by Ian Rogers · 10 years ago
  27. ae2d47a Remove "-mstackrealign" option from all x86 builds. by Alexander Ivchenko · 10 years ago
  28. 2d645ab Add missing flags to x86 (both 32- and 64-bit) arch variants. by Varvara Rainchik · 11 years ago
  29. 6bab974 [MIPSR6] Add mips64r6 and mips32r6 targets by Duane Sand · 11 years ago
  30. 6670e24 [MIPS] Unite mipsel and mips64el 4.9 gcc toolchains by Duane Sand · 11 years ago
  31. 155fc8b add silvermont x86 architecture by Andrew Boie · 11 years ago
  32. 453afb2 Specify -mcpu=cortex-a15 for denver CPU variants. by Shu Zhang · 11 years ago
  33. de9955c Select the arch_variant_cflags for the 2nd arch. by Ying Wang · 11 years ago
  34. 1efd9e4 [MIPS64] Add mips64 target by Chris Dearman · 11 years ago
  35. ec14ce5 remove 2nd arch from ARCH_ARM_* defines by Colin Cross · 11 years ago
  36. 1d274d2 Load compiler environment for a second arch. by Ying Wang · 11 years ago
  37. 4f0eb7d build: rename aarch64 target to arm64 by Colin Cross · 11 years ago
  38. b07a5f8 am 09c6d68b: am 816af5fc: Merge "Specify -mcpu=cortex-a15 for krait CPU variants." by Ian Rogers · 11 years ago
  39. d195c6d Specify -mcpu=cortex-a15 for krait CPU variants. by Ian Rogers · 11 years ago
  40. a698dab am 0b42554f: am 12eeb000: Merge "Add generic aarch64 board config and build rules." by Ben Cheng · 11 years ago
  41. 12eeb00 Merge "Add generic aarch64 board config and build rules." by Ben Cheng · 11 years ago
  42. db4fc20 Add generic aarch64 board config and build rules. by Ben Cheng · 11 years ago
  43. 2e840a5 am a035abc5: am 1303aa28: Merge "Remove useless x86 options that were always hardcoded on." by Elliott Hughes · 11 years ago
  44. d3f00c1 Remove useless x86 options that were always hardcoded on. by Elliott Hughes · 11 years ago
  45. 6a6db94 am ab7b53b8: am 5d92a933: Merge "x86_64: Adding new target" by Ying Wang · 11 years ago
  46. fd82a49 x86_64: Adding new target by Pavel Chupin · 12 years ago
  47. 4a712bf resolved conflicts for merge of 70190a2b to klp-dev-plus-aosp by Ying Wang · 11 years ago
  48. ae5c0ab Extend x86 to have different arch variants by Negreanu Marius Adrian · 13 years ago
  49. d7674e9 am 20c768d2: am c5cc2f6d: Merge "[MIPS] Add support for MXU instructions for Ingenic builds." by Ying Wang · 12 years ago
  50. cc41f01 [MIPS] Add support for MXU instructions for Ingenic builds. by Pete Delaney · 12 years ago
  51. 10e41c3 am c012edbc: am 42aaacf1: am a90d7eb6: Merge "Do not use -msynci flag for Xburst 4780 cores" by Ying Wang · 12 years ago
  52. 42aaacf am a90d7eb6: Merge "Do not use -msynci flag for Xburst 4780 cores" by Ying Wang · 12 years ago
  53. 6faf716 Do not use -msynci flag for Xburst 4780 cores by Raghu Gandham · 12 years ago
  54. a25b9b8 am 210aee35: am fa29872a: Merge "[MIPS] Disabled madd support for Ingenic Xburst CPUs." by Ying Wang · 12 years ago
  55. 210aee3 am fa29872a: Merge "[MIPS] Disabled madd support for Ingenic Xburst CPUs." by Ying Wang · 12 years ago
  56. 90ce453 [MIPS] Disabled madd support for Ingenic Xburst CPUs. by Pete Delaney · 12 years ago
  57. 8805930 core: combo: arm: add cortex-a8 target by Rom Lemarchand · 12 years ago
  58. bdbd716 core: combo: arm: use appropriate mcpu flags for cortex-a7 by Dima Zavin · 12 years ago
  59. 5938039 am 7ce7473f: am 5e12e60b: Merge "For the current MIPS compiler __builtin___clear_cache() generates synci instruction only with -msynci option So, add -msynci to all mips32r2 makefiles. Also add msynci to the list flags not recognized by clang." by Ying Wang · 12 years ago
  60. 5e12e60 Merge "For the current MIPS compiler __builtin___clear_cache() generates synci instruction only with -msynci option So, add -msynci to all mips32r2 makefiles. Also add msynci to the list flags not recognized by clang." by Ying Wang · 12 years ago
  61. b2bbff7 am ea852f6e: am f6b670b7: Merge "Remove more always-true ARCH_ARM_HAVE_ flags." by Elliott Hughes · 12 years ago
  62. 03d2aa4 Remove more always-true ARCH_ARM_HAVE_ flags. by Elliott Hughes · 12 years ago
  63. 14a2d97 am d0fb6930: am 07a58f8f: Merge "Nothing uses ARCH_ARM_HAVE_CLZ or ARCH_ARM_HAVE_FFS." by Elliott Hughes · 12 years ago
  64. d054249 Nothing uses ARCH_ARM_HAVE_CLZ or ARCH_ARM_HAVE_FFS. by Elliott Hughes · 12 years ago
  65. 695fee3 For the current MIPS compiler __builtin___clear_cache() generates synci instruction only with -msynci option by Raghu Gandham · 12 years ago
  66. 533aa27 Use -mcpu=cortex-a15 for gcc arch dependent compilation. by Ben Cheng · 12 years ago
  67. 06afc1c Support for MIPS Build targets. by Raghu Gandham · 13 years ago
  68. 87f4d5a Enable TLS register by default for ARMv7a arch by Kenny Root · 13 years ago
  69. 6371da1 x86: Refine the way we configure the x86 build. by David 'Digit' Turner · 13 years ago
  70. f807c55 Add a new build target armv7-a-neon by Colin Cross · 15 years ago
  71. 5720bb9 Modify the armv7-a target arch to not use NEON by Colin Cross · 15 years ago
  72. c12c518 enable cortex branch predition errata workaround for armv7-a builds by Erik Gilling · 16 years ago
  73. 582dcbd add HAVE_VFP flag by Mike Reed · 16 years ago
  74. 8ce877a set -fpu=neon so we can use arm_neon.h by Mike Reed · 16 years ago
  75. 87c8657 Move the BoardConfig.mk search and inclusion to core/config.mk. by Patrick Scott · 16 years ago
  76. 3585e95 Fix armv5te-vfp build. Aargh by David 'Digit' Turner · 16 years ago
  77. d53c81d Rename TARGET_ARCH_VERSION to TARGET_ARCH_VARIANT + by David 'Digit' Turner · 16 years ago